

Faculty of Engineering & Technology

Electrical & Computer Engineering Department

COMPUTER ORGANIZATION AND MICROPROCESSOR

Project#1

Prepared by:

| | | |
|-----------------|---------|------------|
| Taleen Bayatneh | 1211305 | section: 4 |
| Shahd Loai | 1211019 | section: 2 |
| Miassar Shamla | 1210519 | section: 2 |

Instructor:

Ayman Hroub

Abualseoud Hanini

Date: 18-6-2023

Abstract:

Designing an accumulator computer with a 16-bit cell memory involves defining the architecture and functionality of the CPU, memory, and registers by using Verilog HDL.

Theory:

Accumulator computer theory refers to a concept in computer architecture where a central processing unit (CPU) includes an accumulator register as a key component. The accumulator is a special-purpose register that stores intermediate results during the execution of arithmetic and logical operations.

In an accumulator-based computer architecture, the accumulator serves as the primary storage location for data manipulation. It holds the result of arithmetic and logical operations, and other registers interact with it to perform various calculations. The accumulator can be accessed directly by the CPU, and its contents can be modified through arithmetic and logical instructions.

The use of an accumulator register simplifies the design of the CPU by reducing the number of registers required. Instead of having separate registers for each arithmetic operation, the accumulator acts as a temporary storage location for these operations. This approach allows for more efficient instruction coding and streamlines the execution of instructions.

Registers:

In a CPU (Central Processing Unit), registers are small, high-speed storage units used to store and manipulate data during the execution of instructions. They are an essential part of the CPU and play a crucial role in its operation. Here are the common registers found in a CPU:

1- Accumulator (AC):

- The accumulator register is used for arithmetic and logic operations.
- It holds intermediate results and final results of computations.
- Many arithmetic and logic instructions operate directly on the accumulator.

2- Program Counter (PC):

- The program counter register keeps track of the memory address of the next instruction to be fetched.
- It is automatically incremented after each instruction fetch.
- It ensures the CPU fetches instructions in the correct sequence.

3- Instruction Register (IR):

- The instruction register holds the current instruction fetched from memory.
- It is used for decoding the opcode and operands of the instruction.

4- Memory Address Register (MAR):


- The memory address register holds the memory address being accessed for read or write operations.
- It is used to specify the address in memory for data transfer.

5- Memory Buffer Register (MBR):

- The memory buffer register temporarily holds data that is read from or written to memory.
- It acts as an intermediary between the CPU and memory during data transfer.

6- General-Purpose Registers:

- General-purpose registers (such as R1, R2, R3, etc.) are used for various purposes, including storing operands, intermediate results, or data during computations.
- They can be used by the programmer to hold data during program execution.



Computer components

CPU Basics: Instruction Cycle

The Instruction Cycle, also known as the Fetch-Decode-Execute cycle, is the basic operation performed by a CPU to process instructions. It consists of several stages that are repeated for each instruction in a program. Let's break down the stages of the Instruction Cycle:

1- Fetch:

- The CPU fetches the next instruction from memory.
- The program counter (PC) contains the memory address of the next instruction to be fetched.
- The CPU transfers the instruction from memory to the Instruction Register (IR).
- The PC is incremented to point to the next instruction in memory.

2- Decode:

- The instruction stored in the IR is decoded to determine the operation to be performed.


- The control unit of the CPU extracts the opcode (operation code) and any operands or addressing modes from the instruction.

3- Execute:

- Depending on the instruction, the CPU performs various tasks such as data manipulation, arithmetic/logic operations, or control transfers.
- This stage involves accessing registers, performing calculations, and updating the necessary registers or memory locations.

4- Repeat:

- After executing the current instruction, the cycle repeats, and the CPU fetches the next instruction.
- The PC is updated to hold the address of the next instruction, and the process continues until the program completes.



In our project we will design an accumulator computer with a 16-bit cell memory involves defining the architecture and functionality of the CPU, memory, and registers. Here's a basic outline of the components :

1- CPU (Central Processing Unit):



- Accumulator Register (AC): A 16-bit register used to store data and perform arithmetic operations.
- Program Counter (PC) Register: A register that holds the address of the next instruction to be executed.
- Instruction Register (IR): A register used to store the current instruction fetched from memory.

2- Memory:

- 16-bit Cell Memory: The main storage unit of the computer, capable of holding 16-bit data values.
- Memory Address Register (MAR): A register used to hold the memory address being accessed.
- Memory Buffer Register (MBR): A register used to hold the data read from or written to memory.



Requirements:



- **Computer design and implementation:**
 - 1) Design and implement main memory as a Verilog module:






Memory block

2) Design and implement CPU as a Verilog module:











CPU block

- **Simulation:**

- 1- Initialize the memory with the following four instructions at memory address 0-3, and data at memory address 10-12, as shown in the following table.
 - a. Interpret each instruction into assembly instruction and add it to its corresponding instruction in the table. Also, interpret the integer's data into decimal and add them into the table.
 - b. Simulate the four instructions at address 0 by initializing PC = 0. Provide a snapshot of your resulted waveform. Verify that it works correctly and the also verify that the result stored at address 12 is correct. Attach simulation waveform and the Verilog source file.





| Memory Address | Content | Content interpretation: assembly instruction + data in decimal |
|----------------|---------|--|
| 0 | 0x180A | Load [10] |
| 1 | 0x580B | Mull [11] |
| 2 | 0x3005 | Add 5 |
| 3 | 0x280C | Store [12] |
| | | |
| | | |
| | | |
| 10 | 0x0009 | 9 |
| 11 | 0xFFFFC | -4 |
| 12 | 0x0000 | 0 |



- 2- Assume A,B,C,D,E and Y are memory cells with addresses 20,21,22,23,24, and 25, respectively. Given ,


$$Y = \frac{A+B*C-5}{D+E+1} ,$$

- a. Write assembly code for implementing the above arithmetic expression?
 Load [23]
 Add [24]
 Add 1
 Store [25]
 Load [21]
 Mul [22]
 Add [20]
 Sub 5
 Div [25]
 Store [25]
- b. Convert the above assembly instructions into machine code and store them in the memory starting at address 0.

| address | content |
|-----------|---------------------------|
| 0 | 0001 1 00000010111 |
| 1 | 0011 1 00000011000 |
| 2 | 0011 0 00000000001 |
| 3 | 0010 1 00000011001 |
| 4 | 0001 1 00000010101 |
| 5 | 0101 1 00000010110 |
| 6 | 0011 1 00000010100 |
| 7 | 0100 0 00000000101 |
| 8 | 0110 1 00000011001 |
| 9 | 0010 1 00000011001 |
| 10 | |
| | |
| | |
| | |

- c. Set PC=0 and simulate the above program. Verify that it works correctly and the result stored at memory variable Y is correct. Attach simulation waveform and the Verilog source file. Assume A, B, C, D and E have the values 2, 3, 5, 8, and -5, respectively.





The codes for the module were written, the project was designed, and the simulation questions were solved collectively through Zoom meetings.