

## Education

<b>Sungkyunkwan University</b> <i>MS in Electrical and Computer Engineering</i> <ul style="list-style-type: none"> <li>◦ GPA: 3.5/4.5</li> <li>◦ <b>Coursework:</b> SoC Architecture, Digital IC, Memory System, Advance Algorithms</li> <li>◦ <b>Research Area:</b> Secure Computer Architecture, Matmul Algorithms</li> </ul>	Sept 2023 – June 2025 (expected)
<b>UIT University</b> <i>BS in Software Engineering</i> <ul style="list-style-type: none"> <li>◦ GPA: 3.1/4.0</li> <li>◦ <b>Research Area:</b> Computer Architecture</li> </ul>	Aug 2018 – Aug 2022

## Technologies

**Languages:** Scala, CHISEL, C, Python, CUDA, Verilog, Assembly  
**Technologies:** Chipyard, Git, Vivado, Linux, RISC-V ISA

## Experience

<b>Research Fellow</b> <i>Computer Architecture and Systems Lab - COMPASS LAB SKKU</i> <ul style="list-style-type: none"> <li>◦ Server setup for Firesim with Alveo-U280 FPGA for cloud-based FPGA acceleration.</li> <li>◦ Evaluate multiple matmul algorithms on GPU using CUDA.</li> <li>◦ Improving the security and performance by minimizing the overhead for NVMe based storage.</li> </ul>	Sept 2023 – Present Suwon, South Korea
<b>RISC-V CPU Designer</b> <b>Internee</b> <i>Intensivate</i> <ul style="list-style-type: none"> <li>◦ Integrate memory system IP with the Rocket Chip based server class CPU in CHISEL.</li> <li>◦ Design and integrate GPIO in SoC with appropriate cells.</li> <li>◦ Verify the integration of SRAM based memory IPs in RTL.</li> <li>◦ Added new MMIO modules to Rocket Chip for better understanding the RTL generation flow.</li> </ul>	Oct 2022 – Sept 2023 July 2022 – Sept 2022 Berkeley, California (Remote)
<b>Research Assistant</b> <b>Research Intern</b> <i>Micro Electronics Research Lab - MERL</i> <ul style="list-style-type: none"> <li>◦ Designed a System on Chip (SoC) Generator in CHISEL HDL.</li> <li>◦ Taped out a generated SoC in Google MPW6 Shuttle using Skywater 130nm PDK.</li> <li>◦ Designed Timer and SPI device and integrated M and C extension in NucleusRV core.</li> <li>◦ Involved in reverse engineering of Rocket Chip.</li> </ul>	Sept 2022 – Aug 2023 Sept 2019 – Sept 2022 Karachi, Pakistan

## Publications

<b>An Experimental Study of Merkle Tree-Based Security Mechanism for Secure SSD Storages</b> <i>International Conference on Electronics, Information, and Communication (ICEIC) 2025</i>	Accepted
---	----------

## Achievement

<b>Tape-out: Multi Project Wafer 6</b> SoCNow generated SoC is taped out in Google sponsored MPW-6.	<a href="#">Github: soc-now-mpw6</a>
--	--------------------------------------

## Mentorship

---

### Linux Foundation Mentorship Program 2023 - Mentor

[Blog](#) 

Mentored a RISC-V sponsored project in Linux Foundation.

### Google Summer of Code 2022 - Mentee

[Blog](#) 

Project “Register File Generator” under supervision of CROSS - UC Santa Cruz.

## Projects

---

### SoC-Now: Open Source Web based RISC-V SoC Generator.

[Github: SoC-Now](#) 

#### Bachelor’s Final Year Project

- Developed plug-and-play SoC components (e.g., bus interconnects, devices and RV32imfc core), made configurations parametrized with CHISEL, integrated a web interface for automated SoC generation and emulation.
- Tools Used: Scala, CHISEL, Python

### OpenRegFile: Open Source Register File Generator

[GSoC’22](#) 

- Extended the OpenRAM memory compiler to automate latch-based register file generation using Skywater 130nm standard cells. OpenRegFile produces spice netlists, layouts, and Verilog models, utilizing hierarchical decoders and muxes from SRAM designs.
- Tools Used: Python, OpenRAM

### MDU\_RV32: Multiplication and Division Unit for RV32 Core.

[Github: mdu\\_rv32](#) 

- Implemented M extension in NucleusRV (a RISC-V based core in CHISEL) along with compliance verification.
- Tools Used: Scala, CHISEL

## Poster Presentation

---

### RISC-V Summit Europe 2023

[Extended Abstract](#) 

ChipShop: A Cloud-Based GUI for Accelerating SoC Design

### First Firesim and Chipyard User and Developer Workshop at ASPLOS’23

[Workshop](#) 

ChipShop: A Cloud-Based GUI for Accelerating SoC Design

### Workshop on Open Source EDA Technology - WOSET’22

[Workshop](#) 

SoC-Now: An Open-Source Web based RISC-V SoC Generator

Bitstream Chef

OpenRegFile: Open-Source Register File Generation

### RISC-V International Summit 2020

[Presentation](#) 

Reverse Engineering of Rocket Chip

## Extras

---

**Technical Report Writing for Engineers:** *Future Learn, University of Sheffield.*

[Certificate](#) 

**XOR Linked List Data Structure:**

[Article](#) 