# **LAB 13**

### **OBJECTIVE**

Reproduce and implement Ripple Carry Adder by using FPGA Kit.

## **Half Adder Module:**

```
21 🤝 module Halfadder(
       input a,
23
       input b,
24
     output sum,
25
     output cout
26
      );
27
28
29
30
      reg sout,c;
31 🖯
     always@(*)
32 🗇
       begin
33
             sout<=a^b;
34
            c=a&&b;
35 🖨
     end
36
37
38
    assign sum=sout;
39 🖨 endmodule
```


# **Full Adder Module:**

```
21 module Fulladder(
22
       input a,
23
       input b,
24
      input cin,
25
      output sum,
26
27
        output cout
        );
28
29
30 wire cl,c2,s;
31
    reg c;
32
33
       Halfadder HA0(a,b,s,cl);
34
       Halfadder HAl(s,cin,sum,c2);
35
36
37 🖨
      always@(*)
38 🗇
      begin
39
40
              c <= c1||c2;
41 🖨 end
42
43
      assign cout = c;
45
46
47 \stackrel{\frown}{\bigcirc} endmodule
```

### **Constraint File:**

```
11 ##Switches
12 set property -dict { PACKAGE_PIN J15
                                                        IOSTANDARD LVCMOS33 } [get_ports { a[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
     set_property -dict { PACKAGE_PIN L16
                                                        IOSTANDARD LVCMOS33 } [get_ports { a[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
     set_property -dict { PACKAGE_PIN M13
                                                        IOSTANDARD LVCMOS33 } [get_ports { a[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
                                                        IOSTANDARD LVCMOS33 } [get_ports { a[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3] IOSTANDARD LVCMOS33 } [get_ports { b[0] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
    set property -dict { PACKAGE_PIN R15
    set_property -dict { PACKAGE_PIN R17
    set_property -dict { PACKAGE_PIN T18
                                                        IOSTANDARD LVCMOS33 } [get_ports { b[1] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
     set_property -dict { PACKAGE_PIN U18
                                                        IOSTANDARD LVCMOS33 }
                                                                                     [get_ports { b[2] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
                                                        IOSTANDARD LVCMOS33 } [get ports { b[3] }]; #IO L5N TO D07 14 Sch=sv[7] IOSTANDARD LVCMOS18 } [get ports { SW[8] }]; #IO L24N T3_34 Sch=sv[8] IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sv[9]
19 set_property -dict { PACKAGE_PIN R13
20 | #set_property -dict ( PACKAGE PIN T8
                                  PACKAGE PIN U8
   #set_property -dict (
    #set_property -dict {
                                  PACKAGE_PIN R16
                                                         IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
     #set_property -dict ( PACKAGE_PIN T13
                                                         IOSTANDARD LVCMOS33 ) [get ports { SW[11] }]; #IO L23F T3 A03 D19 14 Sch=sw[11] IOSTANDARD LVCMOS33 ) [get ports { SW[12] }]; #IO L24F T3 35 Sch=sw[12]
24 | #set property -dict ( PACKAGE PIN H6
                                                         IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
25 #set_property -dict ( PACKAGE PIN U12
     #set_property -dict ( PACKAGE_PIN U11
                                                         IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
     #set_property -dict ( PACKAGE_PIN V10
                                                         IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29 ## LEDs
30 set_property -dict { PACKAGE_PIN H17
                                                        IOSTANDARD LVCMOS33 } [get_ports { s[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
                                                        IOSTANDARD LVCMOS33 } [get_ports { s[1] }]; #IO L24P T3 RS1 15 Sch=led[1] IOSTANDARD LVCMOS33 } [get_ports { s[2] }]; #IO_L17N T2_A25_15 Sch=led[2] IOSTANDARD LVCMOS33 } [get_ports { s[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
     set_property -dict { PACKAGE_PIN K15
    set_property -dict { PACKAGE_PIN J13
33 set property -dict { PACKAGE PIN N14
34 set_property -dict { PACKAGE_PIN R18
                                                        IOSTANDARD LVCMOS33 } [get ports { cout }]; #IO_L7P_T1_D09_14 Sch=led[4]
                                                        IOSTANDARD LVCMOS33 ) [get_ports ( LED[5] )]; #IO_LISN T2_A11_D27_14 Sch=led[5]
IOSTANDARD LVCMOS33 ) [get_ports ( LED[6] )]; #IO_LISP T2_A14_D30_14 Sch=led[6]
IOSTANDARD LVCMOS33 ) [get_ports ( LED[7] )]; #IO_LISP T2_A12_D28_14 Sch=led[7]
IOSTANDARD LVCMOS33 ) [get_ports ( LED[8] )]; #IO_LISN T2_A15_D31_14 Sch=led[8]
     #set_property -dict ( PACKAGE_PIN V17
     #set_property -dict { PACKAGE_PIN U17
37 #set property -dict ( PACKAGE PIN U16
38 #set property -dict ( PACKAGE PIN V16
                                  PACKAGE_PIN T15
                                                          IOSTANDARD LVCMOS33 }
                                                                                      [get_ports { LED[9] }]; #IO_L14N_T2_SRCC_14_Sch=led[9]
     #set_property -dict {
                                                         IOSTANDARD LVCMOS33 ) [get ports ( LED[10] )]; #IO L22P T3 A05 D21 14 Sch=led[10] IOSTANDARD LVCMOS33 ) [get ports ( LED[11] )]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11] IOSTANDARD LVCMOS33 ) [get ports ( LED[12] )]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
     #set_property -dict { PACKAGE_PIN U14
41  #set property -dict ( PACKAGE PIN T16
    #set_property -dict { PACKAGE PIN V15
```


### **Design LUT Schematic:**




#### **RCA & Subtractor Module File:**

```
21 - module Ripplecarryl (
         input [3:0] a,
23
         input [3:0] b,
24
         input cin,
25
         output [3:0] s,
26
         output cout
27
         );
28
29
     wire c1,c2, c3;
30
31
                           Fulladder FA0(
32
33
                           .a(a[0]),.b(b[0]^cin),.cin(cin),.s(s[0]),.cout(cl)
34
                           );
35
36
                           Fulladder FA1(
37
38
                            .a(a[1]),.b(b[1]^cin),.cin(c1),.s(s[1]),.cout(c2)
39
                           );
40
41
                           Fulladder FA2(
42
43
                           .a(a[2]),.b(b[2]^cin),.cin(c2),.s(s[2]),.cout(c3)
44
                           );
45
46
                           Fulladder FA3(
47
                            .a(a[3]),.b(b[3]^cin),.cin(c3),.s(s[3]),.cout(cout)
48
49
50
51
52 @ endmodule
```


### **Design Schematic 01:**



# **Design Schematic 02:**



# **Design Schematic 03:**



# **Conclusion:**

In this lab we learn how to Reproduce and implement Ripple Carry Adder by using FPGA Kit.