# **LAB # 06**

**OBJECTIVE**: Develop, implement & simulate Dadda wallance Tree.

# Lab Task 1

Implement & simulate 4X4 Dadda Wallance Tree.


**Verilog Module code:** 

```
module WallaceMul(
24
        input [3:0] a,
25
        input [3:0] b,
        output [7:0] product
26
27
28
          wire s0,s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,c0,c1,
29
          c2,c3,c4,c5,c6,c7,c8,c9,c10,c11;
31
          // sums & carries generated by FA
32
           reg p[3:0][3:0]; // double array for partial products
33
           integer i,j;
34
35
36
37
           always@(a or b)
38
           begin
                 for(i=0;i<=3;i=i+1)</pre>
39
                                            // nested for loops.
40
                    for(j=0;j<=3;j=j+1)</pre>
41
                       p[i][j] \leftarrow a[j] & b[i]; // to generate partial products.
42
43
           end
44
          Halfadder HA0(p[1][0],p[0][1],s0,c0);
45
46
          Fulladder FA0(p[0][2],p[1][1],p[2][0],s1,c1);
          Fulladder FA1(p[0][3],p[1][2],p[2][1],s2,c2);
47
          Halfadder HA1(p[1][3],p[2][2],s3,c3);
48
49
50
          Halfadder HA2(s1,c0,s4,c4);
          Fulladder FA2(p[3][0],s2,c1,s5,c5);
51
          Fulladder FA3(p[3][1],s3,c2,s6,c6);
          Fulladder FA4(p[3][2],p[2][3],c3,s7,c7);
53
54
          Halfadder HA3(s5,c4,s8,c8);
55
          Fulladder FA5(s6,c5,c8,s9,c9);
          Fulladder FA6(s7,c6,c9,s10,c10);
57
58
          Fulladder FA7(p[3][3],c7,c10,s11,c11);
59
જિ
       assign product[0]=p[0][0];
61
       assign product[1]=s0;
       assign product[2]=s4;
63
       assign product[3]=s8;
64
65
       assign product[4]=s9;
66
       assign product[5]=s10;
67
       assign product[6]=s11;
68
       assign product[7]=c11;
69
70
71 imodule
```

Verilog test fixture code:

```
26 module WallaceMulTF;
27
28
       // Inputs
       reg [3:0] a;
29
       reg [3:0] b;
30
31
       // Outputs
32
33
       wire [7:0] product;
       // Instantiate the Unit Under Test (UUT)
34
       WallaceMul uut (
35
36
          .a(a),
          .b(b),
37
38
          .product (product)
      );
39
40
       initial begin
41
          // Initialize Inputs
          a = 0;
42
          b = 0;
43
          // Wait 100 ns for global reset to finish
44
          #100;
45
46
          // Add stimulus here
          a=4'b1000;
47
          b=4'b1000;
48
49
       end
50 endmodule
```

#### **WAVEFORM:**



## Lab Task 2

To Develop, Implement and Simulate 6x6 Dadda Wallance Tree.

```
Verilog Module code:
23 module WallaceMul(
           input [7:0] a,
25
26
27
           input [7:0] b,
           output [12:0] product
28
             wire s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,s12,s13,s14,s15,s16,s17,s18,s19,s20,s21,s22,s23,s24,s25,s26,s27,s28,s29,
29
30
             s30,s31,s32,s33,s34,c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,
32
             c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,
             c26,c27,c28,c29,c30,c31,c32,c33,c34;
33
34
             // sums & carries generated by FA
35
             reg p[7:0][7:0]; // double array for partial products
36
37
38
39
40
41
             always@(a or b)
 42
                    for(i=0;i<=5;i=i+1)
                                                      // nested for loops.
                        for(j=0;j<=5;j=j+1)
   p[i][j]<= a[j] & b[i]; // to generate partial products.</pre>
43
44
             end
```

```
Halfadder HAO (p[1][0],p[0][1],s1,c1);
Fulladder FAO (p[0][2],p[1][1],p[2][0],s2,c2);
Fulladder FAI (p[0][3],p[1][2],p[2][1],s3,c3);
Fulladder FA2 (p[0][4],p[1][3],p[2][2],s4,c4);
Fulladder FA3 (p[0][5],p[1][4],p[2][3],s5,c5);
Halfadder HA1 (p[1][5],p[2][4],s6,c6);
 47
48
49
50
51
52
53
54
55
56
57
58
                   Halfadder HA2 (p[3][1],p[4][0],s7,c7);
Fulladder FA4 (p[3][2],p[4][1],p[5][0],s8,c8);
Fulladder FA5 (p[3][3],p[4][2],p[5][1],s9,c9);
Fulladder FA6 (p[3][4],p[4][3],p[5][2],s10,c10);
Fulladder FA7 (p[3][5],p[4][4],p[5][3],s11,c11);
Halfadder HA3 (p[4][5],p[5][4],s12,c12);
  59
60
61
62
63
64
65
66
67
68
                   Halfadder HA4 (s2,c1,s13,c13);
Fulladder FA8 (p[3][0],s3,c2,s14,c14);
Fulladder FA9 (s4,c3,s7,s15,c15);
Fulladder FA10 (s5,c4,s8,s16,c16);
Fulladder FA11 (s6,c5,s9,s17,c17);
Fulladder FA12 (p[2][5],c6,s10,s18,c18);
                    Halfadder HA5 (s14,c13,s19,c19);
Halfadder HA6 (s15,c14,s20,c20);
Fulladder FA13 (s16,c15,c7,s21,c21);
Fulladder FA14 (s17,c16,c8,s22,c22);
Fulladder FA15 (s18,c17,c9,s23,c23);
Fulladder FA16 (s11,c18,c10,s24,c24);
  69
70
71
72
73
                    Halfadder HA7 (s12,c11,s25,c25);
  75
                    Halfadder HA8 (p[5][5],c12,s26,c26);
  76
  77
                  Halfadder HA9 (s20,c19,s27,c27);
  78
  79
                    Fulladder FA17 (s21,c20,c27,s28,c28);
                    Fulladder FA18 (s22,c21,c28,s29,c29);
  80
                    Fulladder FA19 (s23,c22,c29,s30,c30);
  81
  82
                     Fulladder FA20 (s24,c23,c30,s31,c31);
                    Fulladder FA21 (s25,c24,c31,s32,c32);
  83
                    Fulladder FA22 (s26,c25,c32,s33,c33);
  84
  85
                  Halfadder HA10 (c26,c33,s34,c34);
  87
                    assign product[0]=p[0][0];
  88
                    assign product[1]=s1;
  89
                    assign product[2]=s13;
                    assign product[3]=s19;
  90
  91
                    assign product[4]=s27;
                    assign product[5]=s28;
  92
  93
                    assign product[6]=s29;
                    assign product[7]=s30;
  95
                    assign product[8]=s31;
  96
                    assign product[9]=s32;
  97
                    assign product[10]=s33;
  98
                    assign product[11]=s34;
  99
                    assign product[12]=c34;
100
101 endmodule
```

#### Verilog test fixture code:

```
26 module WallaceMulTF;
      // Inputs
27
28
      reg [7:0] a;
      reg [7:0] b;
29
      // Outputs
30
      wire [12:0] product;
31
       // Instantiate the Unit Under Test (UUT)
32
     WallaceMul uut (
          .a(a),
34
          .b(b).
35
36
          .product (product)
      );
37
38
      initial begin
        // Initialize Inputs
a = 0;
39
40
         b = 0;
41
42
          // Wait 100 ns for global reset to finish
         #100;
43
          // Add stimulus here
44
45
          a=6'b110101:
          b=6'b011011;
46
       end
47
   endmodule
48
```

#### **WAVEFORM:**

						1,000,
Name	Value	999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps
product[12:0]	1431			1431		
a[5:0]	53			53		
▶ 🚮 b[5:0]	27			27		

#### HOME ASSIGNMENT

#### TASK:

To Develop, Implement and Simulate 8x8 Dadda Wallance Tree.

### **Verilog Module code:**

```
23 module WallaceMul(
24
             input [7:0] a,
              input [7:0] b,
25
              output [16:0] product
26
27
             );
28
29
                 wire
                 s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,s12,s13,s14,s15,s16,s17,s18,s19,s20,s21,
30
                 $22,$23,$24,$25,$26,$27,$28,$29,$30,$31,$32,$33,$34,$35,$36,$37,$38,$39,$40,$41,
31
                 s42, s43, s44, s45, s46, s47, s48, s49, s50, s51, s52, s53, s54, s55, s56, s57, s58, s59, s60, s61,
32
33
                 s62,s63,s64,c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,
34
                 c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,
35
                 c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63,c6
                // sums & carries generated by FA
36
37
                reg p[7:0][7:0]; // double array for partial products
38
39
                integer i,j;
40
41
                 always@(a or b)
42
                 begin
43
44
                            for(i=0;i<=8;i=i+1)
                                                                             // nested for loops.
45
                                 for(j=0;j<=8;j=j+1)
                                       p[i][j] <= a[j] & b[i]; // to generate partial products.</pre>
46
                     Halfadder HAO (p[0][1],p[1][0],s1,c1);
                     Halfadder FAO
Fulladder FA1
Fulladder FA2
Fulladder FA3
Fulladder FA4
Fulladder FA5
                                                (p[0][1],p[1][0],s1,c1);

(p[0][2],p[1][1],p[2][0],s2,c2);

(p[0][3],p[1][2],p[2][1],s3,c3);

(p[0][4],p[1][3],p[2][2],s4,c4);

(p[0][5],p[1][4],p[2][3],s5,c5);

(p[0][6],p[1][5],p[2][4],s6,c6);

(p[0][7],p[1][6],p[2][5],s7,c7);

(p[1][7],p[2][6],s8,c8);
  50
51
52
53
  54
55
56
57
58
                                                 (p[3][1],p[4][0],s9,c9);

(p[3][2],p[4][1],p[5][0],s10,c10);

(p[3][3],p[4][2],p[5][1],s11,c11);

(p[3][4],p[4][3],p[5][2],s12,c12);

(p[3][5],p[4][4],p[5][3],s13,c13);

(p[3][6],p[4][5],p[5][4],s14,c14);

(p[3][7],p[4][6],p[5][5],s15,c15);

(p[4][7],p[5][6],s16,c16);
                    Halfadder HA2
                    Halfadder HAZ
Fulladder FA6
Fulladder FA7
Fulladder FA9
Fulladder FA10
Fulladder FA11
Halfadder HA3
  59
60
61
62
  63
64
65
66
67
68
69
70
                    Halfadder HA4
                                                  (s2,c1,s17,c17);
                     Halfadder HA4 ($2,c1,$17,c17);
Fulladder FA12 (p[3][0],$3,c2,$18,c18);
Fulladder FA13 ($4,c3,$9,$19,c19);
Fulladder FA14 ($5,c4,$10,$20,c20);
Fulladder FA15 ($6,c5,$11,$21,c21);
Fulladder FA16 ($7,c6,$12,$22,c22);
                     Fulladder FA15 (s6,c5,s11,s21,c21);
Fulladder FA16 (s7,c6,s12,s22,c22);
Fulladder FA18 (s8,c7,s13,s23,c23);
Fulladder FA19 (p[2][7],c8,s14,s24,c24);
```

```
Halfadder HA5
                            (p[6][0],c10,s25,c25);
            Fulladder FA20 (p[6][1],p[7][0],c11,s26,c26);
77
78
            Fulladder FA21 (p[6][2],p[7][1],c12,s27,c27);
            Fulladder FA22 (p[6][3],p[7][2],c13,s28,c28);
79
            Fulladder FA23 (p[6][4],p[7][3],c14,s29,c29);
80
            Fulladder FA24 (p[6][5],p[7][4],c15,s30,c30);
81
82
            Fulladder FA25 (p[6][6],p[7][5],c16,s31,c31);
           Halfadder HA6 (p[6][7],p[7][6],s32,c32);
84
           Halfadder HA7 (s18,c17,s33,c33);
85
           Halfadder HA8
                            (s19,c18,s34,c34);
86
            Fulladder FA26 (s20,c19,c9,s35,c35);
87
            Fulladder FA27 (s21,c20,s25,s36,c36);
88
89
           Fulladder FA28 (s22,c21,s26,s37,c37);
           Fulladder FA29 (s23,c22,s27,s38,c38);
            Fulladder FA30 (s24,c23,s28,s39,c39);
91
            Fulladder FA31 (s15,c24,s29,s40,c40);
92
            Halfadder HA9 (s16,s30,s41,c41);
93
           Halfadder HA10 (p[5][7],s31,s42,c42);
94
 9.5
            Halfadder HA11 (s34,c33,s43,c43);
 96
            Halfadder HA12 (s35,c34,s44,c44);
 97
            Halfadder HA13 (s36,c35,s45,c45);
 98
            Fulladder FA32 (s37,c36,c25,s46,c46);
 99
            Fulladder FA33 (s38,c37,c26,s47,c47);
100
101
            Fulladder FA34 (s39,c38,c27,s48,c48);
            Fulladder FA35 (s40,c39,c28,s49,c49);
102
103
            Fulladder FA36 (s41,c40,c29,s50,c50);
104
            Fulladder FA37 (s42,c41,c30,s51,c51);
105
            Fulladder FA38 (s32,c42,c31,s52,c52);
106
            Halfadder HA14 (p[7][7],c32,s53,c53);
107
108
            Halfadder HA15 (s44,c43,s54,c54);
109
            Fulladder FA39 (s45,c44,c54,s55,c55);
            Fulladder FA40 (s46,c45,c55,s56,c56);
110
            Fulladder FA41 (s47,c46,c56,s57,c57);
111
112
            Fulladder FA42 (s48,c47,c57,s58,c58);
            Fulladder FA43 (s49,c48,c58,s59,c59);
113
            Fulladder FA44 (s50,c49,c59,s60,c60);
114
            Fulladder FA45 (s51,c50,c60,s61,c61);
115
116
            Fulladder FA46 (s52,c51,c61,s62,c62);
117
            Fulladder FA47 (s53,c52,c62,s63,c63);
            Halfadder HA16 (c53,c63,s64,c64);
118
119
120
            assign product[0]=p[0][0];
121
            assign product[1]=s1;
assign product[2]=s17;
122
123
124
            assign product[3]=s33;
            assign product[4]=s43;
125
            assign product[5]=s54;
assign product[6]=s55;
126
127
128
            assign product[7]=s56;
assign product[8]=s57;
129
130
            assign product[9]=s58;
131
132
            assign product[10]=s59;
            assign product[11]=s60;
            assign product[12]=s61;
133
134
            assign product[13]=s62;
            assign product[14]=s63;
assign product[15]=s64;
assign product[16]=c64;
135
136
137
138
139
     endmodule
140
Verilog test fixture code:
22223333333334444444
          );
initial begin
// Initialize Inputs
a = 0;
b = 0;
// Wait 100 ns for g.
#100;
// Add stimulus here
                  Wait 100 ns for global reset to finish
              #100;

// Add stimulus here


a=8'b01101011;

b=8'b11111010;
```

#### **WAVEFORM:**

Name	Value	 999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps
▶ 🌃 product[16:0]	26750		267	50		
▶ <b>■</b> a[7:0]	107		10	7		
▶ <b>5</b> b[7:0]	250		25	0		

## **Schematic Diagram:**



#### **CONCLUSION:**

In this lab, We have developed 4x4 and 6x6 wallace tree in our lab task. Developing 4x4 wallace tree takes 4 bit values as input and generates 8 bits output. Similiarly developing 6x6 wallace tree takes 6 bit values as input and generates 12 bits output. We Developed 8x8 wallace tree in our home assignment which takes 8 bit values as input and generates 16 bits output.

So in general we learn how to multiply integers as binary bits using Dadda Wallance Tree. Using the ISE Design Suite, we also utilized data flow modelling to simulate multiplying. We also produced a wave output in which we can see the characteristics of the output after performing multiplication.