LAB 10

OBJECTIVE

Reproduce and implement basic gates (AND, OR, XOR) by using FPGA Kit.

Verilog Module Code:


```
21 module fl(
22
              input a,
23
              input b.
24
              output c,
25
              output d,
              output e,
              output f
              );
       and(c,a,b);  // and of a & b
or(d,a,b);  // or of a + b
xor(e,a,b);  // xor of a ^ b
not(f,e);  // not of e'
29
30
31
32
33
34 😑 endmodule
```


Test Fixture Code:

Constraint File:

```
11 ##Switches
  set property -dict { PACKAGE PIN J15 | IOSTANDARD LVCMOS33 } [get ports { a }]; #IO L24N T3 RSO 15 Sch=sw[0]
13 set property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get ports { b }]; #IO_L3N_TO_DOS_EMCCLK_14 Sch=sw[1]
17 | #set property -dict ( PACKAGE PIN T18 IOSTANDARD LVCMOS33 ) [get ports ( SW[5] )]; #IO L7N T1 D10 14 Sch=sw[5]
18 #set_property -dict ( PACKAGE PIN U18 IOSTANDARD LVCMOS33 ) [get_ports { SW[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19 #set_property -dict ( PACKAGE PIN R13 IOSTANDARD LVCMOS33 ) [get_ports { SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
20 #set_property -dict ( PACKAGE PIN T8 IOSTANDARD LVCMOS18 ) [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
27 | #set property -dict { PACKAGE PIN V10 | IOSTANDARD LVCMOS33 } [get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
28
29 ! ## LEDs
   31 set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 } [get ports { d }]; #IO L24P T3 RS1 15 Sch=led[1]
32 set property -dict { PACKAGE PIN J13 IOSTANDARD LVCMOS33 } [get ports { e }]; #IO L17N T2 A25 15 Sch=led[2]
```

LUT Schematic:





Conclusion:

In this lab we learn how to Reproduce and implement basic gates (AND,OR, XOR) by using FPGA Kit.