LAB 09

OBJECTIVE

Develop, implement and Simulate Moore Machine using behavioral modeling

Lab Task 1

Implement and simulate Vending Moore Machine

Verilog Module Code:

```
module VendingMooreMachine (open, Clk, Reset, N, D);
21
        output open;
22
        input Clk;
23
        input Reset;
24
25
        input N;
        input D;
26
27
        reg open;
28
        reg [1:0]state;
29
        reg [1:0]next state;
30
31
       parameter [1:0]zero = 2'b00;
32
33
       parameter [1:0] five =2'b01;
        parameter [1:0]ten =2'b10;
34
        parameter [1:0]fifteen =2'b11;
35
36
        always@(N or D or state) // Next State determination
37
38
        begin
        case (state)
39
40
                zero:begin
41
                   if(N) begin
42
43
                            next state=five;
44
                          end
                   else if(D) begin
45
                            next state=ten;
46
47
48
                   end
else begin
49
                           next state=zero;
50
                         end
                    end
51
52
                five:begin
53
54
                   if(N) begin
55
                           next_state=ten;
56
                         end
                   else if(D) begin
57
                           next state=fifteen;
58
59
                         end
60
                   else begin
61
                           next_state=five;
62
                         end
                    end
63
64
```

```
ten:begin
65
                   if(N) begin
66
67
                            next_state=fifteen;
68
                         end
                   else if(D) begin
69
                           next state=fifteen;
70
71
                         end
72
                   else begin
73
                           next_state=ten;
74
75
                    end
76
77
                fifteen:begin
78
79
                   if(N) begin
80
                           next_state=five;
81
                         end
82
                   else if(D) begin
83
                           next_state=ten;
84
                         end
85
                   else begin
86
                          next_state=0;
87
                         end
88
                    end
89
90
      endcase
       end
91
      always @(posedge Clk) // State Registers
 94
     begin
 95
 96
 97
        if(Reset )
       begin
 98
 99
         state <= zero;
100
        end
101
      else begin
102
103
           state<=next state;
104
105
         end
     end
106
107 always@(state) // Output determination
108 begin
109
       case(state)
110
111
              zero:begin
112
                  open<=0;
113
                 end
114
115
              five:begin
116
                 open<=0;
117
                 end
118
119
             ten:begin
120
                open<=0;
121
                 end
```


```
123 fifteen:begin
124 open<=1;
125 end
126
127 endcase
128 end
129 endmodule
```

Verilog Test Fixture Code:

```
24 module VMMoTF;
25
      // Inputs
26
27
      reg Clk;
      reg Reset;
28
29
      reg N;
      reg D;
30
31
      // Outputs
32
33
      wire open;
34
35
      // Instantiate the Unit Under Test (UUT)
      VendingMooreMachine uut (
36
        .open(open),
37
         .Clk(Clk),
38
39
         .Reset (Reset),
         .N(N),
40
41
         .D(D)
     );
42
43
      parameter PERIOD=100;
44
45
      always
46
      begin
47
48
         Clk=1;
49
         #(PERIOD/2);
```

```
52
         Clk=0;
         #(PERIOD/2);
53
54
      end
55
56
      initial begin
57
         // Initialize Inputs
58
59
        Reset = 1;
60
         N = 0;
61
         D = 0;
62
63
        // Wait 100 ns for global reset to finish
64
65
66
         // Add stimulus here
67
68
69
      // Case: 3 Nikles are inserted
      #100; N=0;D=0;Reset=0;
70
71
     #100; N=1;D=0;
72
     #100; N=1;D=0;
73
      #100; N=1;D=0;
74
76 //#100; N=0;D=0;Reset=0;
77
78 // Case: 1 Nikel 1 Dime are inserted
      //#100; N=0;D=0;
79
      #100; N=1;D=0;
80
      #100; N=0;D=1;
81
82
      //#100; N=0;D=0;Reset=0;
83
      // Case: 2 Dimes are inserted
84
       //#100; N=0;D=0;
85
86
      #100; N=0;D=1;
87
      #100; N=0;D=1;
88
89
          #100; N=0;D=0;
90
91
92
       end
93
94
95 endmodule
```

WAVEFORM:



Lab Task 2

To develop a sequence detector

Sequence: 1101

Verilog Module Code:

```
21 module SequenceMooreFSM(Clk,Reset,squence_in,detector_out);
22
        input Clk;
        input Reset;
23
        input squence_in;
24
        output detector_out;
25
26
27
        reg detector out;
28
        reg [2:0]state;
29
        reg [2:0]next_state;
30
31
32
33
        parameter [2:0]S0 = 3'b000;
        parameter [2:0]S1 = 3'b001;
34
        parameter [2:0]S2 = 3'b010;
35
        parameter [2:0]S3 = 3'b011;
36
        parameter [2:0]S4 = 3'b100;
37
38
39
40
        always@(squence in or state) // Next State determination
        begin
41
        case (state)
42
43
```

```
S0:begin
44
45
                  if(squence_in) begin
                       next_state=S1;
46
47
                        end
48
49
                  else begin
50
                         next_state=S0;
                       end
51
52
                   end
53
               S1:begin
54
                  if(squence in) begin
55
56
                         next state=S2;
57
58
59
                  else begin
                        next_state=S0;
60
                       end
61
62
                   end
63
               S2:begin
64
65
                  if(squence in) begin
66
                        next_state=S2;
67
                       end
68
69
                  else begin
70
                        next_state=S3;
71
                       end
72
                    end
73
74
                S3:begin
75
                   if(squence_in) begin
76
77
                          next_state=S4;
78
79
80
                   else begin
81
                         next_state=S0;
82
                        end
83
                    end
                S4:begin
85
86
87
                   if(squence_in) begin
88
                           next_state=S1;
89
                        end
90
91
                   else begin
92
                         next_state=S0;
93
                        end
94
                   end
95
96
      endcase
97
       end
```

```
100
         always @(posedge Clk) // State Registers
         begin
102
103
            if(Reset)
104
            begin
  state <= S0;</pre>
105
            end
106
107
108
            else begin
109
                state<=next_state;
            end
110
111
112
     always@(state) // output determination
113
114
115
          case (state)
116
117
                  S0:begin
118
                         detector_out<=0;
119
120
                       end
121
                   S1:begin
122
                         detector_out<=0;
                       end
123
124
125
                   S2:begin
126
127
                         detector_out<=0;
128
                  S3:begin
129
130
                        detector out<=0;
131
                       end
132
133
                  S4:begin
                        detector_out<=1;
134
                       end
135
136
       endcase
137
138
         end
139
140
141 endmodule
```

Verilog Test Fixture Code:

```
C1k=0;
50
51
           #(PERIOD/2);
52
       end
53
       initial begin
54
           // Initialize Inputs
55
          Reset = 1;
56
           squence in = 0;
57
           // Wait 100 ns for global reset to finish
58
           // Add stimulus here
59
           #100; Reset=0;
60
           #100; squence in = 1;
61
           #100; squence in = 1;
62
           #100; squence in = 0;
63
           #100; squence in = 1;
64
65
           #100; squence in = 0;
           #100; squence in = 0;
66
           #100; squence in = 0;
67
           #100; squence in = 1;
68
           #100; squence in = 0;
69
           #100; squence in = 1;
70
           #100; squence in = 0;
71
72
           #100; squence in = 0;
           #100; squence in = 1;
73
74
       end
    endmodule
75
```

WAVEFORM:



CONCLUSION:

In this lab, we learned how to develop Vending Machine and also develop sequence detector using Moore machine. Using the ISE Design Suite, We also produced a wave output in which we can see the characteristics of the output after performing these task.

We also learned about the Moore machine concept in this lab and carried out activities involving this state machine. We do two tasks. The first is a vending machine that was designed with a sequence detector and was able to work as planned by accepting the utilising the proper input sequence and releasing the appropriate product. And the second one, a sequence detector, proved how well Moore's machine worked at detecting particular sequences by precisely identifying the input sequence and producing the right output signal. In the end, this idea proved the adaptability and dependability of Moore's machine in the creation of useful systems.