LAB 11


OBJECTIVE

Reproduce and implement Half Adder by using FPGA Kit.


Verilog Module Code:


```
21 module Halfadder(
22
          input a,
23
          input b,
24
         output sum,
25
          output cout
26
          1:
27
28
29
         reg sout, c:
30
31 E
          always@(*)
32 日
         begin
33
                  sout <= a b;
34
                  c-assb;
35 €
          end
16
37
          assign sum-sout;
38
          assign cout=c:
39 E endmodule
```

Design Schematic 01:



Design Schematic 02:





<u>Conclusion:</u> In this lab we learn how to Reproduce and implement Half Adder by using FPGA Kit.