Talha Hussain Khan Sec: C 2020F-BCE-114

# **LAB 08**

#### **OBJECTIVE**

Develop, implement and Simulate Mealy Machine using behavioral modeling.

## Lab Task 01:

To design, implement and simulate vending machine using mealy machine concept.

#### **Verilog Module:**

```
21 module VendingMealyMachine (open, Clk, Reset, N, D);
        output open;
22
23
        input Clk;
       input Reset;
24
        input N;
25
         input D;
26
27
      reg open,next_open;
reg [1:0]state;
reg [1:0]nevt
28
29
30
         reg [1:0]next state;
31
      parameter [1:0]zero = 2'b00;
parameter [1:0]five =2'b01;
32
33
34    parameter [1:0]ten =2'b10;
35    parameter [1:0]fifteen =2'b11;
37 always@(N or D or state)
38
         begin
39
         case (state)
40
                   zero:begin
41
                      if(N) begin
42
43
                                next_state=five;
44
                                next open=0;
45
                             end
46
                      else if(D) begin
47
                                next state=ten;
                                next open=0;
48
49
                             end
50
                      else begin
                                next_state=zero;
51
                                next open=0;
52
```

```
52
                          next_open=0;
 53
                        end
 54
                   end
 55
               five:begin
 56
                  if(N) begin
 57
 58
                         next_state=ten;
 59
                          next_open=0;
 60
                       end
 61
                  else if(D) begin
 62
                         next_state=fifteen;
 63
                          next_open=1;
 64
                        end
 65
                  else begin
 66
                         next_state=five;
 67
                          next open=0;
                        end
 68
 69
                   end
 70
 71
                ten:begin
 72
                  if(N) begin
 73
                         next_state=fifteen;
 74
                          next_open=1;
 75
 76
                  else if(D) begin
 77
                          next_state=fifteen;
 78
                          next_open=1;
 79
                        end
 80
                   else begin
 81
                           next_state=ten;
                           next_open=0;
 82
                         end
 83
                    end
 84
 85
                fifteen:begin
 86
 87
 88
                   if(N) begin
                           next state=five;
 89
 90
                           next_open=0;
 91
                         end
 92
                   else if(D) begin
                          next state=ten;
 93
 94
                           next_open=0;
 95
                         end
 96
                   else begin
 97
                           next_state=0;
 98
                           next_open=0;
                         end
99
100
                    end
101
102
      endcase
103
       end
104
105
106
      always @(posedge Clk)
107 begin
```


```
108
109
         if(Reset ) //|| (!N && !D))
110
         begin
111
            state <= zero;
            open<=0;
112
113
114
115
        else begin
           state<=next state;
116
117
            open<=next_open;
         end
118
      end
119
120
121
122 endmodule
```

## **Verilog Test Fixture:**

```
24 module VMMTF;
        // Inputs
       reg Clk;
reg Reset;
reg N;
reg D;
27
28
29
30
31
      // Outputs
wire open;
32
33
34
       // Instantiate the Unit Under Test (UUT)
35
       VendingMealyMachine uut (
36
          .open(open),
37
38
           .Clk(Clk),
           .Reset(Reset),
.N(N),
39
40
           .D(D)
41
42
43 parameter PERIOD=100;
44
       always
45
46
47
       begin
          Clk=1;
#(PERIOD/2);
48
49
51
           Clk=0;
           #(PERIOD/2);
52
53
       end
54
55
       initial begin
56
           // Initialize Inputs
57
58
           Reset = 1;
59
60
           N = 0;
           D = 0;
61
```

```
69
        #100; N=0;D=0;Reset=0;
70
       #100; N=1;D=0;
71
       #100; N=1;D=0;
#100; N=1;D=0;
72
73
74
75
    //#100; N=0;D=0;Reset=0;
76
    // Case: 1 Nikel 1 Dime are inserted
77
78
       //#100; N=0;D=0;
       #100; N=1;D=0;
#100; N=0;D=1;
79
80
81
82
       //#100; N=0;D=0;Reset=0;
       // Case: 2 Dimes are inserted
83
       //#100; N=0;D=0;
84
85
      #100; N=0;D=1;
86
       #100; N=0;D=1;
87
           #100; N=0;D=0;
88
89
90
       end
91
92
    endmodule
93
```

## **WAVEFORM:**



## **Lab Task 02 / Home Assignment:**

To design, implement and simulate sequence detector using mealy machine concept.

# **Verilog Module:**

```
module VendingMealyMachine(open,Clk,Reset,b);
        output open;
input Clk;
input Reset;
input b;
25
26
27
        reg open,next_open;
reg [1:0]state;
reg [1:0]next_state;
parameter [1:0]s0 = 2'b00;
parameter [1:0]s1 =2'b01;
parameter [1:0]s2 =2'b10;
parameter [1:0]s3 =2'b11;
28
29
30
31
32
33
34
35
36
         always@(b or state)
begin
37
38
          case (state)
39
40
                     s0:begin
41
42
                        if(b) begin
                                   next_state=s1;
next_open=0;
43
44
                                end
                        else begin
45
46
                                  next_state=s0;
47
                                 next_open=0;
                                end
48
                         end
49
50
                     sl:begin
51
                        if(b) begin
                                   next_state=s1;
52
53
                                    next_open=0;
                                end
54
55
                          else begin
                                   next_state=s2;
57
                                   next_open=0;
58
60
                      s2:begin
                          if(b) begin
 61
 62
                                     next_state=s3;
                                     next_open=0;
 63
 64
                                 end
 65
                          else begin
                                   next_state=s2;
 66
                                    next_open=0;
 67
 68
                                 end
 69
 70
 71
                      s3:begin
 72
 73
                          if(b) begin
 74
                                     next_state=s0;
 75
                                     next_open=1;
 76
 77
                          else begin
 78
                                    next_state=s2;
 79
                                     next_open=0;
 80
 81
                           end
 82
          endcase
          end
 84
          always @ (posedge Clk)
         begin
 85
 86
              if(Reset )
                                     //|| (!N && !D))
 87
 88
              begin
                  state <= s0;
 89
                  open<=0;
 91
              end
 92
              else begin
 93
               state<=next_state;
                  open<=next_open;
 95
              end
 96
          end
```


## **Verilog Test Fixture:**

97 endmodule

```
26 module VMMTF;
       // Inputs
27
       reg Clk;
28
       reg Reset;
29
30
      reg b;
       // Outputs
31
      wire open;
32
33
       // Instantiate the Unit Under Test (UUT
      VendingMealyMachine uut (
34
35
          .open (open),
          .Clk(Clk),
36
37
          .Reset (Reset),
38
          .b(b)
      );
39
      parameter PERIOD=100;
40
41
       always
      begin
42
43
         Clk=1;
         #(PERIOD/2);
44
          Clk=0;
45
46
          #(PERIOD/2);
47
       end
      initial begin
49
         // Initialize Inputs
50
         Reset = 1;
51
         b = 0;
52
53
         #100;
         Reset = 0;
54
         b = 1;
55
         #100;
56
         b = 1;
57
58
         #100;
         b = 1;
59
         #100;
60
         b = 0;
61
         #100;
62
63
         b = 1;
         #100;
64
65
         b = 1;
         #100;
66
         b = 0;
67
68
         #100;
         b = 1;
69
          #100;
70
         b = 1;
71
72
          #100;
73
       end
74 endmodule
```

**WAVEFORM:** 

Talha Hussain Khan Sec: C 2020F-BCE-114



#### **CONCLUSION:**

In this lab, we learned how to develop Vending Machine and also develop sequence detector using Mealy machine. Using the ISE Design Suite, We also produced a wave output in which we can see the characteristics of the output after performing these tasks.

Implementing a Mealy machine can be a useful tool in designing and implementing a finite state machine for a specific application. It allows for the output of the machine to be dependent on both the current input and current state, which can be beneficial in certain situations where the output needs to be generated in real-time based on the current input. However, it is important to carefully consider the specific requirements and constraints of the application before deciding whether a Mealy machine is the appropriate solution. It may be necessary to evaluate the trade-offs and limitations of using a Mealy machine, such as the potential for increased complexity in the design and implementation, compared to other types of finite state machines. Overall, the decision to use a Mealy machine should be based on a thorough analysis of the specific needs of the application and the resources available for implementation.