Talha Hussain Khan Sec: C 2020F-BCE-114


LAB 14 OPEN ENDED LAB

OBJECTIVE:

To design, implement and simulate different finite state diagrams (Combinations) using mealy machine concept.

HARDWARE / SOFTWARE REQUIRED:


HARDWARE: The mealy state machine block diagram consists of two parts namely <u>combinational</u> <u>logic</u> as well as memory. The memory in the machine can be used to provide some of the previous outputs as combinational logic inputs.



Mealy State Machine Block Diagram

SOFTWARE: We have used a software Xilinx 14.7 for performing this task.

DIAGRAM 01:



State Diagram of Mealy State Machine

METHODOLOGY:

Based on the current inputs as well as states, this machine can produce outputs. Thus, the outputs can be suitable only at positive otherwise negative of the CLK signal.

The above state diagram of mealy state machine mainly includes three states namely A, B, and C. These three states are tagged within the circles as well as every circle communicates with one state. Conversions

among these three states are signified by directed lines. In the above diagram, the inputs and outputs are denoted with 0/0, 1/0, and 1/1. Based on the input value, there are two conversions from every state.

How can we choose between Mealy state machine & Moore state machine :

Generally, the amount of required states in the mealy machine is below or equivalent to the number of required states in Moore state machine. There is an equal Moore state machine for every Mealy state machine. As a result, based on the necessity we can employ one of them.

SOURCE CODE:

Verilog Module Code:

```
2 //Umer(CE-118-2020)
    module VendingMealyMachine(open,Clk,Reset,b);
       output open;
       input Clk;
 5
       input Reset;
 6
 7
       input b;
8
9
        reg open, next open;
10
        reg [1:0]state;
        reg [1:0]next state;
11
12
      parameter [1:0]A = 2'b00;
13
      parameter [1:0]B =2'b01;
       parameter [1:0]C =2'b10;
1.5
16
17
18
        always@(b or state)
        begin
19
20
        case (state)
21
                A:begin
22
23
                   if(b) begin
                           next state=B;
24
25
                           next open=0;
26
                         end
27
                   else begin
28
                          next state=A;
                        next open=0;
29
30
31
32
                   end
33
               B:begin
34
35
                  if(b) begin
                          next_state=B;
36
37
                           next_open=0;
38
                        end
39
                          next_state=C;
40
41
                           next open=0;
                        end
42
                   end
43
44
               C:begin
45
46
                  if(b) begin
47
                          next state=B;
48
                           next open=1;
49
                        end
50
                  else begin
51
                          next state=0;
52
                          next_open=0;
                        end
53
54
                   end
       endcase
55
56
```

```
58
       always @(posedge Clk)
 59
       begin
         if(Reset ) //|| (!N && !D)) s
 60
         begin
 61
 62
            state <= A;
            open<=0;
 63
        end
 64
 65
 66
      else begin
 67
           state<=next state;
            open<=next_open;
 68
 69
          end
      end
 70
 71 endmodule
Verilog Test Fixture Code:
  1 module SD_tf;
  2
  3
      // Inputs
      reg Clk;
  4
      reg Reset;
  5
  6
      reg b;
  7
      // Outputs
 8
 9
      wire open;
 10
       // Instantiate the Unit Under Test (UUT)
 11
 12
      VendingMealyMachine uut (
         .open(open),
 13
 14
         .Clk(Clk),
 15
          .Reset (Reset),
          .b(b)
 16
 17
       );
 18
 19 parameter PERIOD=100;
 20
 21
      always
 22
      begin
 23
 24
          Clk=1;
          #(PERIOD/2);
 25
 26
 27
         Clk=0;
 28
          #(PERIOD/2);
```

```
29
       end
 30
      initial begin
 31
 32
        // Initialize Inputs
 33
        Reset = 1;
 34
 35
         b = 0;
 36
        // Wait 100 ns for global reset to finish
 37
        // Add stimulus here
 38
 39
        #100;
 40
 41
        Reset = 0;
 42
         b = 1;
 43
         #100;
 44
 45
 46
         b = 1;
 47
         #100;
 48
 49
 50
        b = 1;
 51
         #100;
 52
 53
        b = 0;
 54
         #100;
 55
 56
 57
         b = 1;
 58
          #100;
 59
 60
          b = 1;
 61
          #100;
 62
 63
         b = 0;
 64
          #100;
 65
 66
 67
          b = 1;
 68
          #100;
 69
 70
          b = 1;
          #100;
 71
 72
 73
        end
 74
 75 endmodule
```

Result / Wave Form:





DIAGRAM 02:



METHODOLOGY:

Based on the current inputs as well as states, this machine can produce outputs. Thus, the outputs can be suitable only at positive otherwise negative of the CLK signal.

The above state diagram of mealy state machine mainly includes three states namely S0, S1, and S2.

These three states are tagged within the circles as well as every circle communicates with one state.

Conversions among these three states are signified by directed lines. In the above diagram, the inputs and outputs are denoted with 0/0, 0/1, 1/0, and 1/1. Based on the input value, there are two conversions from every state.

SOURCE CODE:

Verilog Module Code:

```
//Umer(CE-118-2020)
 3
    module VendingMealyMachine(open,Clk,Reset,b);
 4
        output open;
 5
        input Clk;
        input Reset;
 6
 7
        input b;
 8
 9
        reg open, next open;
        reg [1:0]state;
10
        reg [1:0]next_state;
11
12
        parameter [1:0]s0 = 2'b00;
13
        parameter [1:0]s1 =2'b01;
14
15
        parameter [1:0]s2 =2'b10;
16
17
        always@(b or state)
18
        begin
19
```

Talha Hussain Khan Sec: C 2020F-BCE-114


```
20
       case(state)
21
22
               s0:begin
23
                 if(b) begin
24
                        next state=sl;
                         next_open=0;
25
26
                       end
27
                 else begin
28
                         next_state=s2;
29
                        next_open=0;
                       end
30
31
32
                  end
33
               sl:begin
34
                 if(b) begin
35
36
                        next state=sl;
37
                         next open=1;
                       end
38
39
                 else begin
40
                        next_state=s2;
41
                         next open=1;
                       end
42
43
                  end
44
               s2:begin
45
                 if(b) begin
46
                         next state=sl;
47
48
                         next open=0;
49
                      end
50
                 else begin
51
                        next state=s2;
                         next open=0;
52
53
                      end
                  end
54
     endcase
55
      end
56
57
    always @(posedge Clk)
58
     begin
59
      if(Reset ) //|| (!N && !D)) s
60
61
        begin
       state <=s0;
62
           open<=0;
63
    end
64
65
66 else begin
67 state<=n
        state<=next_state;
68
          open<=next_open;
69 e
70 end
         end
71 endmodule
```

Verilog Test Fixture Code:

```
1 module SD tf;
 2
      // Inputs
 3
     reg Clk;
 4
     reg Reset;
 5
      reg b;
 6
 7
     // Outputs
 8
9
     wire open;
10
    // Instantiate the Unit Under Test (UUT)
VendingMealyMachine uut (
11
12
13
         .open(open),
14
         .Clk(Clk),
15
        .Reset(Reset),
16
         .b(b)
17
     );
18
19 parameter PERIOD=100;
20
21
     always
22
     begin
23
       Clk=1;
24
25
       #(PERIOD/2);
26
       Clk=0;
27
28
       #(PERIOD/2);
29
     end
30
31 initial begin
32
       // Initialize Inputs
33
       Reset = 1;
34
35
       b = 0;
36
       // Wait 100 ns for global reset to finish
37
38
       // Add stimulus here
39
       #100;
40
41
       Reset = 0;
42
       b = 1;
43
        #100;
44
45
       b = 1;
46
47
       #100;
```

```
49
            b = 1;
50
            #100;
51
52
            b = 0;
            #100;
53
54
55
            b = 1;
56
            #100;
57
58
            b = 1;
59
            #100;
60
61
            b = 0:
62
            #100;
63
64
            b = 1;
65
            #100:
66
67
68
            b = 0;
69
            #100;
70
71
        end
72
73
    endmodule
```

Result / Wave Form:



CONCLUSION:

From this open ended lab we learned how to design, implement and simulate different finite state diagrams (combinations) using mealy machine concept.

Using the ISE Design Suite, We also produced a wave output in which we can see the characteristics of the output after performing these tasks.

Implementing a Mealy machine can be a useful tool in designing and implementing a finite state machine for a specific application. It allows for the output of the machine to be dependent on both the current input and current state, which can be beneficial in certain situations where the output needs to be generated in real-time based on the current input. However, it is important to carefully consider the specific requirements and constraints of the application before deciding whether a Mealy machine is the appropriate solution. It may be necessary to evaluate the trade-offs and limitations of using a Mealy machine, such as the potential for increased complexity in the design and implementation, compared to other types of finite state machines. Overall, the decision to use a Mealy machine should be based on a thorough analysis of the specific needs of the application and the resources available for implementation.