

LAB 10

OBJECTIVE

Reproduce and implement basic gates (AND, OR, XOR) by using FPGA Kit.

Verilog Module Code:

```

21 module fl {
22     input a,
23     input b,
24     output c,
25     output d,
26     output e,
27     output f
28 };
29 and(c,a,b); // and of a & b
30 or(d,a,b); // or of a + b
31 xor(e,a,b); // xor of a ^ b
32 not(f,e); // not of e'
33
34 endmodule

```

Test Fixture Code:

```

35 fl uut (
36     .a(a),
37     .b(b),
38     .c(c),
39     .d(d),
40     .e(e),
41     .f(f)
42 );
43
44 initial begin // Initialize Inputs
45
46     a = 0;
47     b = 0;
48
49     #100; // Wait 100 ns for global reset to finish
50
51     // Add stimulus here (Truth Table)
52
53     a = 1'b0;
54     b = 1'b0;
55     #100;
56
57     a = 1'b0;
58     b = 1'b1;
59     #100;
60
61     a = 1'b1;
62     b = 1'b0;
63     #100;
64
65     a = 1'b1;
66     b = 1'b1;
67
68 end
69
70 endmodule



```

Constraint File:

```

11 ##Switches
12 set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { a }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
13 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { b }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
14 #set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
15 #set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { SW[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
16 #set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { SW[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
17 #set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { SW[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
18 #set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { SW[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19 #set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
20 #set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
21 #set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
22 #set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23 #set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24 #set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
25 #set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26 #set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
27 #set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29 ## LEDs
30 set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { c }]; #IO_L18P_T2_A24_15 Sch=led[0]
31 set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { d }]; #IO_L24P_T3_RS1_15 Sch=led[1]
32 set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { e }]; #IO_L17N_T2_A25_15 Sch=led[2]
33 set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { f }]; #IO_L8P_T1_D11_14 Sch=led[3]
34 #set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports { LED[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
35 #set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports { LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
36 #set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { LED[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]

```

LUT Schematic:**Simulation:****Conclusion:**

In this lab we learn how to Reproduce and implement basic gates (AND,OR, XOR) by using FPGA Kit.