LAB 12


OBJECTIVE

Reproduce and implement Full Adder by using FPGA Kit.


Verilog Module Code:

```
21 @ module Fulladder [
22
         input a,
23
         input b,
24
         imput cin,
25
         output sum,
26
         output cout
27
         1:
28
29
30
     wire cl, c2, s;
31
     reg c:
32
         Halfadder HAO(a,b,s,cl);
33
34
         Halfadder HAl(s,cin,sum,c2):
35
36
37 🖯
         always@(*)
38.♥
         begin
39
60
                 c <= clijc2;
41白
         end
42
45
44
         assign cout = c;
45
46
47 ⊝ endmodule
```

Design Schematic 01:



Design Schematic 02:



Simulation:



Conclusion:

In this lab we learn how to Reproduce and implement Full Adder by using FPGA Kit.