Talha Hussain Khan Sec: C 2020F-BCE-114

LAB 03

Object: To design, implement & simulate Flouting point multiplication and division through Data Flow Modeling.

LAB TASKS:

1. Floating-Point Multiplication:

Verilog Test Fixture:

```
26 module test;
    // Inputs
27
     reg [31:0] a;
28
    reg [31:0] b;
29
    reg [7:0] bias;
30
     // Outputs
31
     wire [31:0] out;
32
     // Instantiate the Unit Under Test (UUT)
33
34
     Floatingpoint uut (
35
        .a(a),
36
        .b(b),
        .bias (bias),
37
        .out (out)
38
     );
39
    initial begin
40
41
       // Initialize Inputs
42
        a = 0;
       b = 0;
43
       bias = 0;
44
       // Wait 100 ns for global reset to finish
45
46
        #100;
        47
48
        b= 32'b110000100111110100000000000000000;
49
        bias = 8'd127;
50
        #100;
        51
       52
       bias = 8'd127;
53
        // Add stimulus here
54
55
56
     end
57 endmodule
```

Code of mantissa:


```
23 module mantisa(m0,e0,eout,mout);
     input [47:0] m0;
        input [7:0] e0;
output [7:0] eout;
25
26
27
        output [22:0] mout;
28
   reg [7:0]eout;
29
30 reg [22:0]mout;
    always @
31
32 begin
33
      if (m0[47]==1)
34
          begin
35
             eout <=e0+1;
             mout <=m0[46:24];
36
37
          end
38
      else
         begin
39
             eout <=e0;
40
             mout <=m0[45:23];
41
42
          end
       end
43
44 endmodule
```

Talha Hussain Khan Sec: C 2020F-BCE-114

Code of Floating point:

```
dule Floatingpoint (
                 input [31:0] a,
input [31:0] b,
input [7:0] bias,
25
26
27
                 output [31:0] out
28
                 ) ;
        wire [47:0]m0;
wire [22:0]mout;
30
31
32
        wire
                    [22:0]ma;
                    [22:0]mb;
33
        wire
        wire [7:0]el;
wire [7:0]e2;
wire [7:0]e0;
35
36
        wire [7:0]eout;
wire sa, sb, so;
37
38
        assign sa = a[31];
assign sa = b[31];
assign s0 = sa^sb;
39
40
41
        assign e1[7:0] = a[30:23];
assign e2[7:0] = b[30:23];
assign e0[7:0] = e1+e2-bia
42
43
       assign e0[7:0] = e1+e2-bias;
assign ma[22:0] = a[22:0];
assign mb[22:0] = b[22:0];
44
45
46
       assign m0[47:0] = {1'b1,ma}*{1'b1,mb};
mantisa inst(m0,e0,eout,mout);
assign out[31:0] ={so,eout,mout};
48
50
       endmodule
```

Output:



2. Floating-Point Division:

Verilog Test Fixture:

```
module floatingpointTF;
26
      // Inputs
27
28
      reg [31:0] a;
29
      reg [31:0] b;
      reg [7:0] bias;
30
      // Outputs
31
32
      wire [31:0] out;
      // Instantiate the Unit Under Test (UUT)
33
34
      Floatingpoint uut (
35
         .a(a),
         .b(b),
36
         .bias(bias),
37
38
         .out (out)
39
     ):
      initial begin
40
        // Initialize Inputs
41
        a = 0;
42
        b = 0;
43
44
        bias = 0:
         // Wait 100 ns for global reset to finish
45
46
         #100;
   #100:
47
48
   a= 32'b010000011100110000000000000000000;
   b= 32'b11000010011111010000000000000000;
49
   bias = 8'd127;
50
51
   53
   bias = 8'd127;
54
55
56
      end
57 endmodule
```

Code of mantissa:

```
23 module mantisa(m0,e0,eout,mout);
       input [47:0] m0;
24
        input [7:0] e0;
25
26
       output [7:0] eout;
       output [22:0] mout;
27
28
29 reg [7:0]eout;
30
   reg [22:0]mout;
31
   always @ *
32 begin
33
       if (m0[47]==1)
34
          begin
35
             eout <=e0+1;
             mout <=m0[46:24];
36
37
          end
38
      else
39
         begin
40
            eout <=e0;
41
            mout <=m0[45:23];
42
      end
43
44 endmodule
```

Code of Floating point:

```
23 module Floatingpoint (
24
       input [31:0] a,
       input [31:0] b,
25
       input [7:0] bias,
26
27
        output [31:0] out
28
       );
29
30
   wire [47:0]m0;
31 wire [22:0] mout;
32 wire [22:0]ma;
33
   wire [22:0]mb;
34 wire [7:0]el;
35 wire [7:0]e2;
36
   wire [7:0]e0;
37 wire [7:0]eout;
38 wire sa, sb, s0;
39
   assign sa = a[31];
40 assign sb = b[31];
41 assign s0 = sa^sb;
42 assign el[7:0] = a[30:23];
43 assign e2[7:0] = a[30:23];
44 assign e0[7:0] = e1-e2+bias;
45 assign ma[22:0] = a[22:0];
46 assign mb[22:0] = b[22:0];
47 assign m0[47:0] = {1'b1,ma}/{1'b1,mb};
48 mantisa inst(m0,e0,eout,mout);
49 assign out[31:0] = {s0,eout,mout};
51 endmodule
```

Output:

