

LAB 12

OBJECTIVE

Reproduce and implement Full Adder by using FPGA Kit.


Verilog Module Code:


```

21 module Fulladder{
22     input a,
23     input b,
24     input cin,
25     output sum,
26     output cout
27 };
28
29
30 wire c1,c2,s;
31 reg c;
32
33 Halfadder HA0(a,b,s,c1);
34 Halfadder HA1(s,cin,sum,c2);
35
36
37 always@(*)
38 begin
39
40     c <= c1||c2;
41 end
42
43
44 assign cout = c;
45
46
47 endmodule

```

Design Schematic 01:



Design Schematic 02:**Simulation:****Conclusion:**

In this lab we learn how to Reproduce and implement Full Adder by using FPGA Kit.