

CSE 331 Computer Organization HW4  
Report

Yakup Talha Yolcu

1801042609

### 1. 32 bit full adder test

```

a=32'd32; b=32'd66; carry_in=1'b1;
#32;
a=32'd33; b=32'd67; carry_in=1'b0;
#32;
a=32'd34; b=32'd68; carry_in=1'b0;
#32;
a=32'b1111_1111_1111_1111_1111_1111_1111_1110; b=32'b10; carry_in=1'b0;
#32;

```

First test,  $32 + 66 + 1 = 99 \Rightarrow a=32, b=66, \text{carry in} = 1$

Second test,  $33 + 67 = 100$  there is no carry in

Third test  $34 + 68 = 102$ , there is no carry in

Fourth test  $a=2^{32-2} b=2$ , I sum them up to get carry out and I get carry out.

```

# time = 0, a=      32, b=      66, carry_in=1, sum=  99, carry_out=0
# time = 32, a=      33, b=      67, carry_in=0, sum= 100, carry_out=0
# time = 64, a=      34, b=      68, carry_in=0, sum= 102, carry_out=0
# time = 96, a=4294967294, b=      2, carry_in=0, sum=   0, carry_out=1

```

### 2. 32 bit xor test

```

a=32'b0; b=32'b0;
#32;
a=32'b0; b=32'b1;
#32;
a=32'b1; b=32'b0;
#32;
a=32'b1; b=32'b1;
#32;
# time = 0, a=00000000000000000000000000000000, b=00000000000000000000000000000000, out=00000000000000000000000000000000
# time = 32, a=00000000000000000000000000000000, b=00000000000000000000000000000001, out=00000000000000000000000000000001
# time = 64, a=00000000000000000000000000000001, b=00000000000000000000000000000000, out=00000000000000000000000000000001
# time = 96, a=00000000000000000000000000000001, b=00000000000000000000000000000001, out=00000000000000000000000000000000

```

I just xor the 0 and 1 as 1 bits

### 3. 32 bit full subtractor test

66-32=34

66-61=5

70-50=20

70-100=-30 as decimal

```

.al begin
a=32'd66; b=32'd32;
#32;
a=32'd66; b=32'd61;
#32;
a=32'd70; b=32'd50;
#32;
a=32'd70; b=32'd100;
# time = 0, a=      66, b=      32, sub=      34, carry_out=1
# time = 32, a=      66, b=      61, sub=       5, carry_out=1
# time = 64, a=      70, b=      50, sub=      20, carry_out=1
# time = 96, a=      70, b=     100, sub=4294967266, carry_out=0

```

Same result as binary format, 111111111111111111111111100010 is binary of -30 in signed 2's complement (70-100 case)

```

# time = 0, a=00000000000000000000000000000001, b=00000000000000000000000000000000, sub=00000000000000000000000000000001, carry_out=1
# time = 32, a=00000000000000000000000000000001, b=00000000000000000000000000000001, sub=00000000000000000000000000000001, carry_out=1
# time = 64, a=00000000000000000000000000000011, b=00000000000000000000000000000010, sub=00000000000000000000000000000001, carry_out=1
# time = 96, a=00000000000000000000000000000011, b=00000000000000000000000000000010, sub=111111111111111111111111100010, carry_out=0

```

4. Set less than test

### Outputs as binary and decimal format

[illegible]

## 5. Nor 32 bit test

### Results as binary and decimal format

```
VSIM> step -current
```

# time = 0,	a=00000000000000000000000000000000,	b=00000000000000000000000000000000,	out=11111111111111111111111111111111
# time = 32,	a=00000000000000000000000000000000,	b=00000000000000000000000000000000,	out=11111111111111111111111111111110
# time = 64,	a=00000000000000000000000000000000,	b=00000000000000000000000000000000,	out=11111111111111111111111111111110
# time = 96,	a=00000000000000000000000000000000,	b=00000000000000000000000000000000,	out=11111111111111111111111111111110

## 6. 32 bit and test

```
# time = 0, a=      0, b=      0, out=      0
# time = 32, a=      0, b=      1, out=      0
# time = 64, a=      1, b=      0, out=      0
# time = 96, a=      1, b=      1, out=      1
```

```
# time = 0, a=00000000000000000000000000000000, b=00000000000000000000000000000000, out=00000000000000000000000000000000
# time = 32, a=00000000000000000000000000000000, b=00000000000000000000000000000001, out=00000000000000000000000000000000
# time = 64, a=00000000000000000000000000000001, b=00000000000000000000000000000000, out=00000000000000000000000000000000
# time = 96, a=0000000000000000000000000000000001, b=00000000000000000000000000000001, out=00000000000000000000000000000001
# time = 128, a=00001111010110100000010110101111, b=000001011111101011110100101000, out=00000101010110100000000000000000
```

## 7. 32 bit or test

### Output and inputs of or test

```

vnm>> step -current
# time = 0, a=00000000000000000000000000000000, b=00000000000000000000000000000000, out=00000000000000000000000000000000
# time = 32, a=00000000000000000000000000000000, b=00000000000000000000000000000001, out=00000000000000000000000000000001
# time = 64, a=00000000000000000000000000000001, b=00000000000000000000000000000000, out=00000000000000000000000000000001
# time = 96, a=00000000000000000000000000000001, b=00000000000000000000000000000001, out=00000000000000000000000000000001

```

```

a=32'b0; b=32'b0;
#32;
a=32'b0; b=32'b1;
#32;
a=32'b1; b=32'b0;
#32;
a=32'b1; b=32'b1;
#32;

```

## 8. Control Unit Signals and Outputs

		OPCODE3	OPCODE2	OPCODE1	OPCODE0	RegDst	Branch	Memread	MemtoReg	MemWrite	ALUSRC	RegWrite
R type	and	0	0	0	0	1	0	0	0	0	0	1
	add	0	0	0	0	1	0	0	0	0	0	1
	sub	0	0	0	0	1	0	0	0	0	0	1
	xor	0	0	0	0	1	0	0	0	0	0	1
	nor	0	0	0	0	1	0	0	0	0	0	1
	or	0	0	0	0	1	0	0	0	0	0	1
I type	addi	0	0	0	1	0	0	0	0	0	1	1
	andi	0	0	1	0	0	0	0	0	0	1	1
	ori	0	0	1	1	0	0	0	0	0	1	1
	nori	0	1	0	0	0	0	0	0	0	1	1
branch	beq	0	1	0	1	0	1	0	0	0	0	0
	bne	0	1	1	0	0	1	0	0	0	0	0
I type	slti	0	1	1	1	0	0	0	0	0	1	1
lw	lw	1	0	0	0	0	0	1	1	0	1	1
sw	sw	1	0	0	1	0	0	0	1	1	1	0

A=OPCODE3

B=OPCODE2

C=OPCODE1

D=OPCODE0

regdst= A'B'C'D'

branch=A'BC'D+ A'BCD'

memread=AB'C'D'

memtoreg=AB'C'

ALUOP2=A'CD + A'BD'

ALUOP1=A'BD + A'BC + A'B'C'D'

ALUOP0=B'C' + A'CD

memwrite=AB'C'D

ALUSRC = A'B'D + A'B'C + A'CD +  
AB'C' + A'BC'D'

regwrite=A'B' + A'C'D' + B'C'D' +  
A'CD

## 9. ALUOP Signals and Equations

		OPCODE3	OPCODE2	OPCODE1	OPCODE0	ALUOP2	ALUOP1	ALUOP0
R type	and	0	0	0	0	0	1	1
	add	0	0	0	0	0	1	1
	sub	0	0	0	0	0	1	1
	xor	0	0	0	0	0	1	1
	nor	0	0	0	0	0	1	1
	or	0	0	0	0	0	1	1
I type	addi	0	0	0	1	0	0	1
	andi	0	0	1	0	0	0	0
	ori	0	0	1	1	1	0	1
	nori	0	1	0	0	1	0	0
branch	beq	0	1	0	1	0	1	0
	bne	0	1	1	0	1	1	0
I type	slti	0	1	1	1	1	1	1
lw	lw	1	0	0	0	0	0	1
sw	sw	1	0	0	1	0	0	1

$$ALUOP2 = A'CD + A'BD'$$

$$ALUOP1 = A'BD + A'BC + A'B'C'D'$$

$$ALUOP0 = B'C' + A'CD$$

A=OPCODE3

B=OPCODE2

C=OPCODE1

D=OPCODE0

I gave same ALUOP code to all R type instructions because I am gonna detect the ALU operation from their function code.

Lw and sw instructions uses the adding immediate alu operation.

## 10. ALUCTRL Table and Equations

		ALUOP2	ALUOP1	ALUOP0	FUNC2	FUN1	FUNC0	ALUCTRL2	ALUCTRL1	ALUCTRL0
R type	and	0	1	1	0	0	0	0	0	0
	add	0	1	1	0	0	1	0	0	1
	sub	0	1	1	0	1	0	0	1	0
	xor	0	1	1	0	1	1	0	1	1
	nor	0	1	1	1	0	0	1	0	0
	or	0	1	1	1	0	1	1	0	1
I type	addi	0	0	1	x	x	x	0	0	1
	andi	0	0	0	x	x	x	0	0	0
	ori	1	0	1	x	x	x	1	0	1
	nori	1	0	0	x	x	x	1	0	0
branch	beq	0	1	0	x	x	x	0	1	0
	bne	1	1	0	x	x	x	1	1	0
I type	slti	1	1	1	x	x	x	1	1	1
lw	lw	0	0	1	x	x	x	0	0	1
sw	sw	0	0	1	x	x	x	0	0	1

For R types I checked the function fields. Because of their ALUOP's are same, their Function fields directly goes to ALUCTRL output

For I types and branch, lw, sw we don't use function field. ALUOP directly goes to ALUCTRL output.

ALUCTRL signals goes to ALU select

$$ALUCTRL2 = A + BCDE'$$

$$ALUCTRL1 = BC' + AB + BD'E$$

$$ALUCTRL0 = B'C + AC + CD'F + CE'F$$

0	0	0	and
0	0	1	add
0	1	0	sub
0	0	1	xor
1	0	0	nor
1	1	1	or
1	1	0	bneq
1	0	1	slt

$$A = ALUOP2$$

$$B = ALUOP1$$

$$C = ALUOP0$$

$$D = FUNC2$$

$$E = FUNC1$$

$$F = FUNC0$$

## 11. Control unit Testbench

All R type instructions has the same Control signals. Even the ALUOP

```

begin
    instruction=16'b0000_000_000_000_000;
end

always
begin
    #`DELAY2;
end

initial begin

    #5 instruction=16'b0000_000_000_000_000; //r type
    #5 instruction=16'b0001_000_000_000_000; //addi
    #5 instruction=16'b0010_000_000_000_000; //andi
    #5 instruction=16'b0011_000_000_000_000; //ori
    #5 instruction=16'b0100_000_000_000_000; //nori
    #5 instruction=16'b0101_000_000_000_000; //beq
    #5 instruction=16'b0110_000_000_000_000; //bne
    #5 instruction=16'b0111_000_000_000_000; //slti
    #5 instruction=16'b1000_000_000_000_000; //lw
    #5 instruction=16'b1001_000_000_000_000; //sw

```

```

/SIM 5> step -current
//r type # time: 0, instruction=0000000000000000 regdst=1, branch:0, memread=0, memtoreg=0, ALUOP=011 memwrite:0, ALUSRC:0, regwrite:1
//addi # time:10, instruction=0001000000000000 regdst=0, branch:0, memread=0, memtoreg=0, ALUOP=001 memwrite:0, ALUSRC:1, regwrite:1
//andi # time:15, instruction=0010000000000000 regdst=0, branch:0, memread=0, memtoreg=0, ALUOP=000 memwrite:0, ALUSRC:1, regwrite:1
//ori # time:20, instruction=0011000000000000 regdst=0, branch:0, memread=0, memtoreg=0, ALUOP=101 memwrite:0, ALUSRC:1, regwrite:1
//nori # time:25, instruction=0100000000000000 regdst=0, branch:0, memread=0, memtoreg=0, ALUOP=100 memwrite:0, ALUSRC:1, regwrite:1
//beq # time:30, instruction=0101000000000000 regdst=0, branch:1, memread=0, memtoreg=0, ALUOP=010 memwrite:0, ALUSRC:0, regwrite:0
//bne # time:35, instruction=0110000000000000 regdst=0, branch:1, memread=0, memtoreg=0, ALUOP=110 memwrite:0, ALUSRC:0, regwrite:0
//slti # time:40, instruction=0111000000000000 regdst=0, branch:0, memread=0, memtoreg=0, ALUOP=111 memwrite:0, ALUSRC:1, regwrite:1
//lw # time:45, instruction=1000000000000000 regdst=0, branch:0, memread=1, memtoreg=1, ALUOP=001 memwrite:0, ALUSRC:1, regwrite:1
//sw # time:50, instruction=1001000000000000 regdst=0, branch:0, memread=0, memtoreg=1, ALUOP=001 memwrite:1, ALUSRC:1, regwrite:0

```

## 12. Register unit testbench

Initial register file

```

#5 ;
read_reg_1=3'b000;
read_reg_2=3'b001;

#5 ;
read_reg_1=3'b010;
read_reg_2=3'b011;

#5 ;
read_reg_1=3'b100;
read_reg_2=3'b101;

#5 ;
read_reg_1=3'b110;
read_reg_2=3'b111;

```

```

4 00000000000000000000000000000000
5 00000000000000000000000000000001
6 00000000000000000000000000000010
7 00000000000000000000000000000011
8 00000000000000000000000000000100
9 00000000000000000000000000000101
10 00000000000000000000000000000110
11 00000000000000000000000000000111

```

Written register file

```

#5;
signal_reg_write=1'b1;
write_data=3'b000;
clk=1'b1;

```

```

4 00000000000000000000000000000000
5 00000000000000000000000000000001
6 00000000000000000000000000000000
7 00000000000000000000000000000011
8 00000000000000000000000000000100
9 00000000000000000000000000000101
10 00000000000000000000000000000110
11 00000000000000000000000000000111
12

```

```

vsim >> step -current
# time: 0, read_reg_1=000, read_reg_2=001, read_data_1=000, read_data_2=001, signal_reg_write=0, write_data=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, write_reg=010
# time:10, read_reg_1=010, read_reg_2=011, read_data_1=010, read_data_2=011, signal_reg_write=0, write_data=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, write_reg=010
# time:15, read_reg_1=100, read_reg_2=101, read_data_1=100, read_data_2=101, signal_reg_write=0, write_data=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, write_reg=010
# time:20, read_reg_1=110, read_reg_2=111, read_data_1=110, read_data_2=111, signal_reg_write=0, write_data=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, write_reg=010
# time:25, read_reg_1=110, read_reg_2=111, read_data_1=110, read_data_2=111, signal_reg_write=1, write_data=00000000000000000000000000000000, write_reg=010

```

### 13. ALU Control Unit Testbench

```

9 initial begin
10
11     #5 ALUOP=3'b000; func=3'b000; //r type and
12     #5 ALUOP=3'b000; func=3'b001; //r type addi
13     #5 ALUOP=3'b000; func=3'b010; //r type sub
14     #5 ALUOP=3'b000; func=3'b011; //r type xor
15     #5 ALUOP=3'b000; func=3'b100; //r type nor
16     #5 ALUOP=3'b000; func=3'b101; //r type or
17
18     #5 ALUOP=3'b001; func=3'b000; //addi
19     #5 ALUOP=3'b000; func=3'b001; //andi
20     #5 ALUOP=3'b101; func=3'b010; //ori
21     #5 ALUOP=3'b100; func=3'b011; //nori
22     #5 ALUOP=3'b010; func=3'b100; //beq
23     #5 ALUOP=3'b110; func=3'b101; //bneq
24
25     #5 ALUOP=3'b111; func=3'b000; //slt
26
27     #5 ALUOP=3'b001; func=3'b001; //lw
28     #5 ALUOP=3'b001; func=3'b001; //sw
29 $stop;

```

```

# time: 0, ALUOP=xxx, func=xxx, ALUCTRL=xxx
# time: 5, ALUOP=000, func=000, ALUCTRL=000
# time:10, ALUOP=000, func=001, ALUCTRL=000
# time:15, ALUOP=000, func=010, ALUCTRL=000
# time:20, ALUOP=000, func=011, ALUCTRL=000
# time:25, ALUOP=000, func=100, ALUCTRL=000
# time:30, ALUOP=000, func=101, ALUCTRL=000
# time:35, ALUOP=001, func=000, ALUCTRL=001
# time:40, ALUOP=000, func=001, ALUCTRL=000
# time:45, ALUOP=101, func=010, ALUCTRL=101
# time:50, ALUOP=100, func=011, ALUCTRL=100
# time:55, ALUOP=010, func=100, ALUCTRL=010
# time:60, ALUOP=110, func=101, ALUCTRL=110
# time:65, ALUOP=111, func=000, ALUCTRL=111
# time:70, ALUOP=001, func=001, ALUCTRL=001

```

### 14. Sign Extend Testbench

```

14 initial
15 begin
16     immediate_val=6'b000;
17 end
18 always
19 begin
20     # DELAY2;
21 end
22
23 initial begin
24
25     #0; immediate_val=6'b1;
26     #0;
27     #0; immediate_val=6'b01;
28     #0;
29     #0; immediate_val=6'b011;
30     #0;
31     #0; immediate_val=6'b110;
32     #0;
33     #0; immediate_val=6'b100000;
34     #0;
35     #0; immediate_val=6'b100001;
36     #0;
37     #0; immediate_val=6'b110000;
38     #0;
39     #0; immediate_val=6'b111111;
40     #0;
41     $stop;
42 end
43
44

```

```

p -current
immediate_val=000000 extended_val=00000000000000000000000000000000
immediate_val=000001 extended_val=00000000000000000000000000000001
immediate_val=000011 extended_val=00000000000000000000000000000011
immediate_val=000110 extended_val=00000000000000000000000000000110
immediate_val=100000 extended_val=111111111111111111111111111100000
immediate_val=100001 extended_val=111111111111111111111111111100001
immediate_val=110000 extended_val=11111111111111111111111111110000
immediate_val=111111 extended_val=11111111111111111111111111111111
Module sign_extend_tb at C:/altera/13.1/workspace2/hw4/sign_extend_tb.v

```

### 15. ALU Testbench

```

//and=000
A = 32'b0000_0000_0000_0000_0000_0000_0000_0000; //0
B = 32'b0000_0000_0000_0000_0000_0000_0000_0001; //1
ALUOP = 3'b000;
carry_in=1'b1;
#`DELAY;
//////////.....
////////// for all cases (from aluop=000 to aluop=111)

//add=001
#`DELAY;
A = 32'd5;
B = 32'd6;
ALUOP = 3'b001;
carry_in=1'b0;
#`DELAY;

//sub=010
#`DELAY;
A = 32'd11;
B = 32'd7;
ALUOP = 3'b010;
carry_in=1'b0;
#`DELAY;

//xor=011
#`DELAY;
A = 32'b1;
B = 32'b0;
ALUOP = 3'b011;
carry_in=1'b0;
#`DELAY;

//nor=100
#`DELAY;
A = 32'b0;
B = 32'b0;
ALUOP = 3'b100;
carry_in=1'b0;
#`DELAY;

//or=101
#`DELAY;
A = 32'd0;
B = 32'd1;
ALUOP = 3'b101;
carry_in=1'b0;
#`DELAY;

//bneq=110
#`DELAY;
A = 32'd5;
B = 32'd6;
ALUOP = 3'b110;
carry_in=1'b0;

//slt=111
#`DELAY;
A = 32'd3;
B = 32'd4;
ALUOP = 3'b111;
carry_in=1'b0;
end

```



## 16. Data unit testbench

```
# time:0, address=000, write_data=0000000000 , memread=1, memwrite=0, read_data=0000000000000000000000000000000000
# time:40, address=001, write_data=0000000000 , memread=1, memwrite=0, read_data=00000000000000000000000000000001
# time:80, address=010, write_data=0000000000 , memread=1, memwrite=0, read_data=00000000000000000000000000000010
# time:120, address=011, write_data=0000000000 , memread=1, memwrite=0, read_data=00000000000000000000000000000011
# time:160, address=000, write_data=0000001000 , memread=0, memwrite=1, read_data=00000000000000000000000000000011
```

Break in Module mips data tb at C:/altera/13.1/workspace2/hw4/mips data tb.v line 63

## 17. Shift left 2 unit testbench

```

initial begin
#5; extended_imm=32'b1;
#5; extended_imm=32'b10;
#5; extended_imm=32'b100;
#5; extended_imm=32'b1000;
$stop;
end
extended_imm=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, shifted_value=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00
extended_imm=00000000000000000000000000000001, shifted_value=00000000000000000000000000000100
extended_imm=00000000000000000000000000000010, shifted_value=00000000000000000000000000001000
extended_imm=00000000000000000000000000000100, shifted_value=00000000000000000000000000010000
Module shift left 2 testbench at C:/altera/13.1/workspace2/hw4/shift left 2 testbench.v line 24

```

## 18. MiniMIPS

```

1 module MiniMIPS(pc,instruction, result,newpc,clk);
2 //program counter
3 input [31:0] pc;
4 //instruction
5 input [15:0] instruction;
6 //alurestult
7 output wire[31:0] result;
8 //new pc value
9 output [31:0] newpc;
10 //clock
11 input clk;
12
13
14 //this module is a top-level entity
15 //all modules in this project that have to use just structural verilog (except register & data modules)
16 //MiniMIPS has to work correctly for 15 instruction.
17 //alu32 design has to stay same with assignment3
18
19 //Verilog coding guidelines
20 //Guideline #1: When modeling sequential logic, use nonblocking assignments.
21 //Guideline #2: When modeling latches, use nonblocking assignments.
22 //Guideline #3: When modeling combinational logic with an always block, use blocking assignments.
23
24 wire regdst; //control signal regdst
25 wire branch; //control signal branch
26 wire memread; //control signal memread
27 wire memtoreg; //control signal memtoreg
28 wire [2:0]ALUOP; //control signal ALUOP
29 wire memwrite; //control signal memwrite
30 wire ALUSRC; //control signal ALUSRC
31 wire regwrite; //control signal regwrite
32 wire [2:0] ALUCTRL; //control signal ALUCTRL
33 wire [2:0] func; //function field of instruction
34 wire [2:0] write_reg; //write register holds the register number that data will be written, rt or rd
35 wire [31:0] read_data_1; //data that read from register rs
36 wire [31:0] read_data_2; //data that read from register rt
37 wire [31:0] write_data; //data will be written to register rt or rd
38 wire [2:0] read_reg_1; //register number rs
39 wire [2:0] read_reg_2; //register number rt
40 wire signal_reg_write; //it is same as regwrite
41
42 wire signal_reg_write; //it is same as regwrite
43 wire [5:0] immediate_value; //immediate value that is taken from instruction
44 wire [31:0] extended_imm; //extended immediate value
45 wire [31:0] secondaluinput; //b input of the alu, it will be selected by mux it can be extended value or read register data
46 wire [31:0] alurestult; //result of the alu operation
47
48 wire alurestultzero; //holds 1 if alurestult=0, holds 0 if alurestult=1
49 wire carry_out; //carry out of the alu operation
50 wire branch_result; //result of the and operation of branch (coming from control signal) and alurestult
51 wire [31:0]read_data_mem; //data that read from memory file
52 wire [31:0]shifted_value; //shifted extended immediate value
53 wire [31:0]addpc4result; //result of the pc + 1 operation
54 wire carry_out_addpc4result; //carry out of the add operation of pc and 1
55 wire [31:0] branchadderresult; //result of the adding of the pc + 1 and shifted extended immediate value
56 wire carry_out_branchadderresult; //carry out of the previous operation
57 wire [31:0]temp_newpc; //temporal pc value
58 wire [31:0]temp_read_data_1; //temporal read data 1
59 wire [31:0]temp_read_data_2; //temporal read data 2
60
61 wire [31:0]temp_read_data_2; //temporal read data 2
62
63 //pc+1 operation, output is addpc4 result
64 //input A pc
65 //input B 1
66 //we are adding pc and 1 because we are forwarding pc by 1
67 //carry in is 0 carry_out is temp value
68 full_adder_32bit add4topc(pc,32'd1,1'b0,addpc4result,carry_out_addpc4result);
69
70 //control unit takes instruction as an input and parses into opcode
71 //outputs the regdst , branch, memread, memtoreg, ALUOP (3 bit) , memwrite, ALUSRC and regwrite
72 control callcontrol(instruction,regdst,branch,memread,memtoreg,ALUOP,memwrite,ALUSRC,regwrite);
73
74 //alucontrol unit takes function field (3 bit) and ALUOP (3 bit) and outputs the ALUCTRL as 3 bit
75 alucontrol callalucontrol(ALUOP,instruction[2:0],ALUCTRL);
76
77 //regdst selects write register
78 mux2x1_3bitinput selectwriteregister(write_reg,instruction[8:6],instruction[5:3],regdst);
79

```

```

76     mux2x1_3bitinput selectwriteregister(write_reg,instruction[8:6],instruction[5:3],regdst);
77
78     //read register 1=rs register
79     //assign read_reg_1 = instruction[11:9];
80     //read register 2=rt register
81     //assign read_reg_2 = instruction[8:6];
82     //signal reg write=regwrite signal of the control unit
83     //assign signal_reg_write = regwrite;
84     //immediate value of the instruction
85     //assign immediate_value = instruction[5:0];
86
87     //register unit reads registers and writes to register
88     //read data 1= rs
89     //read data 2= rt
90     //write data = rt or rd
91     //read reg 1 = register number of rs
92     //read reg 2 = register number of rt
93     //write reg = register number of rt or rd
94     //signal_reg_write = regwrite
95     //I send clock 0 to just read registers, if clock is 1, then this means that we are sth to the registers
96     mips_registers mipsreg1(read_data_1, read_data_2, write_data, instruction[11:9], instruction[8:6], write_reg, regwrite, clk);
97
98     //sign extend unit extends 6 bit number to 32 bit
99     sign_extend ext(extended_imm,instruction[5:0]);
100
101     //2x1 mux 32 bit input selects the read data2 or immediate value to send data to ALU
102     mux2x1_32bitinput select2ndaluinput(secondaluinput,ALUSRC,read_data_2,extended_imm);
103

```

```

100     //2x1 mux 32 bit input selects the read data2 or immediate value to send data to ALU
101     mux2x1_32bitinput select2ndaluinput(secondaluinput,ALUSRC,read_data_2,extended_imm);
102
103
104     //alu operation is done
105     //result is result of the ALU
106     //carry in is 0 for ALU
107     //read data 1 is input A for ALU
108     //secondaluinput is read data 2 or extended value we have selected it at mux before.
109     //ALUCTRL determines the result of the ALU operation
110     //carry_out is temp carry out we are not using it anywhere
111     //aluresultzero = 1 if result=0
112     alu32bit alu32bitcomp(result,1'b0,read_data_1,secondaluinput,ALUCTRL,carry_out,aluresultzero);
113
114
115     //branchresult
116     //and of the branch signal and aluresult zero to detect branch
117     //branch_result = 1 if branch = 1 and aluresultzero = 1
118     and branchrescalc(branch_result,aluresultzero,branch);
119
120     //data part, we are reading data or writing data from/memory
121     //result is result of the alu
122     //read_data_2 will be written to memory if memwrite = 1
123     //memread determines memory is gonna be read or not
124     //memwrite determines a data will be written to memory or not
125     //read_data_mem is read data coming from memory
126     mips_data data_mips(result,read_data_2,memread,memwrite,read_data_mem,clk);
127
128     //selects write data for register
129     //memtoereg is select of the mux
130     //if memtoereg = 0, mux selects the alu operation
131     //if memtoereg = 1, mux selects the read memory data
132     mux2x1_32bitinput select_write_register(write_data,memtoereg,result,read_data_mem);
133
134

```

```

133
134
135     //writes sth to register
136     //I send as input temp read datas because if I sent the same data, I got an error that
137     //I can't assign more than one value to wire.
138     //Write data and read register numbers are same because they are inputs.
139     //signal reg write is regwrite
140     //I sent clock as 1 because I am gonna write something into register
141
142
143     //This shift left is intentionally not shifts the extended immediate value.
144     //Because I am incrementing pc 1 by 1
145     //If I increment pc 4 by 4 I would shift extended imm value.
146     //I left it because I wanted to show I know we should shift in mips. But in my design I dont need it in here
147     shift_left_2 sll2(shifted_value,extended_imm);
148
149     //we are adding pc + 4 and extened imm value.
150     //result of add is in branchadderresult
151     //input A = pc + 4
152     //input B = shifted_value
153     //carry in = 0 carry_out = temp value we are not gonna use it
154     full_adder_32bit calculatebranching(addpc4result,shifted_value,1'b0,branchadderresult,carry_out_branchadderresult);
155
156     //this mux selects the pc + 4 or pc + 4 + extended imm shifted value
157     //select input is and of the branch and aluzero
158     mux2x1_32bitinput selectpc(newpc,branch_result,addpc4result,branchadderresult);
159
160     //write sth to register, I sent temporal read data we are not gonna use them. I sent rs and rt values. I sent regwrite signal clock and write register number
161     mips_registers mipsreg2(temp_read_data_1, temp_read_data_1, write_data, instruction[11:9], instruction[8:6], write_reg, regwrite, clk);
162
163
164
165 endmodule

```

### My initial register file

```

1 // memory data file (do not edit t
2 // instance=/MiniMIPS_testbench/mi
3 // format=bin addressradix=h data:
4 00000000000000000000000000000000
5 00000000000000000000000000000001
6 00000000000000000000000000000010
7 000000000000000000000000000000011
8 000000000000000000000000000000100
9 000000000000000000000000000000101
10 000000000000000000000000000000110
11 000000000000000000000000000000111
12

```

### My initial memory file

```

1 // memory data file (do not edit the fol
2 // instance=/mips_data_tb/mips_data1/dat
3 // format=bin addressradix=h dataradix=b
4 0000_0000_0000_0000_0000_0000_0000_0000
5 0000_0000_0000_0000_0000_0000_0000_0001
6 0000_0000_0000_0000_0000_0000_0000_0010
7 0000_0000_0000_0000_0000_0000_0000_0011
8 0000_0000_0000_0000_0000_0000_0000_0100
9 0000_0000_0000_0000_0000_0000_0000_0101
10 0000_0000_0000_0000_0000_0000_0000_0110
11 0000_0000_0000_0000_0000_0000_0000_0111
12 0000_0000_0000_0000_0000_0000_0000_1000
13 0000_0000_0000_0000_0000_0000_0000_1001
14 0000_0000_0000_0000_0000_0000_0000_1010
15 0000_0000_0000_0000_0000_0000_0000_1011
16 0000_0000_0000_0000_0000_0000_0000_1100
17 0000_0000_0000_0000_0000_0000_0000_1101
18 0000_0000_0000_0000_0000_0000_0000_1110
19 0000_0000_0000_0000_0000_0000_0000_1111
20 0000_0000_0000_0000_0000_0000_0001_0000
21 0000_0000_0000_0000_0000_0000_0001_0001
22 0000_0000_0000_0000_0000_0000_0001_0010
23 0000_0000_0000_0000_0000_0000_0001_0011
24 0000_0000_0000_0000_0000_0000_0001_0100
25 0000_0000_0000_0000_0000_0000_0001_0101
26 0000_0000_0000_0000_0000_0000_0001_0110
27 0000_0000_0000_0000_0000_0000_0001_0111
28 0000_0000_0000_0000_0000_0000_0001_1000
29 0000_0000_0000_0000_0000_0000_0001_1001
30 0000_0000_0000_0000_0000_0000_0001_1010
31 0000_0000_0000_0000_0000_0000_0001_1011
32 0000_0000_0000_0000_0000_0000_0001_1100
33 0000_0000_0000_0000_0000_0000_0001_1101
34 0000_0000_0000_0000_0000_0000_0001_1110
35 0000_0000_0000_0000_0000_0000_0001_1111
36

```

### My instructions

```

1 0000_000_001_010_000
2 0000_001_001_011_000
3 0000_010_001_100_001
4 0000_011_111_100_001
5 0000_100_011_001_010
6 0000_001_100_010_010
7 0000_000_011_010_011
8 0000_000_001_001_011
9 0000_000_010_011_100
10 0000_000_000_010_100
11 0000_001_100_011_101
12 0000_011_101_110_101
13 0001_000_001_001010
14 0001_011_101_001000
15 0010_111_010_000111
16 0010_101_011_000000
17 0011_110_100_000001
18 0011_010_110_000000
19 0100_001_011_011111
20 0100_000_111_000000
21 0101_000_001_000100
22 0101_000_000_000010
23 0000_000_000_000000
24 0000_000_000_000000
25 0110_000_000_001010
26 0110_100_101_000101
27 0000_000_000_000000
28 0000_000_000_000000
29 0000_000_000_000000
30 0000_000_000_000000
31 0000_000_000_000000
32 0111_110_010_010101
33 0111_010_011_000000
34 1000_100_111_000000
35 1000_010_011_001010
36 1001_100_000_000111
37 1001_000_001_000000
38 0001_000_001_000001
39 0000_000_001_010_001
40 0001_000_001_001010
41 0000_000_000_011_001
42 0000_010_011_011_001
43 0110_001_011_111110
44 0000_000_000_000000

```

### INSTRUCTIONS

```

And $0,$1,$2
And $1,$1,$3
Add $2,$1,$4
Add $3,$7,$4
Sub $4,$3,$1
Sub $1,$4,$2
Xor $0,$3,$2
Xor $0,$2,$3
Nor $0,$2,$3
Nor $0,$0,$2
Or $1,$4,$3
Or $3, $5,$6
Addi $0,$1,10
Addi $3,$5,8
Andi $7,$2,7
Andi $5,$3,0
Ori $6,$4,1
Ori $2,$0,6
Nori $1,$3,63
Nori $0,$7,0
Beq $0,$1,4
Beq $0,$0,2
Bneq $0,$0,10
Bneq $4,$5,5
Slt $6,$2,21
Slt $2,$3,0
Lw $7,0($4)
Lw $3,10($2)
Sw $0,7($4)
Sw $1,0($0)
Addi $0,$1,1
Add $0,$1,$2
Addi $0,$1,10
Add $0,$0,$3
Add $2,$3,$3
Bneq $1,$3 (my for loop is
in here)
Empty instruction

```



```

# time:400, pc= 0, newpc= 1, instruction=0000000001010000, aluresult=00000000000000000000000000000000
#
# time:800, pc= 1, newpc= 2, instruction=0000001001011000, aluresult=00000000000000000000000000000001
#
# time:1200, pc= 2, newpc= 3, instruction=0000010001100001, aluresult=00000000000000000000000000000001
#
# time:1600, pc= 3, newpc= 4, instruction=0000011111100001, aluresult=00000000000000000000000000001000
#
# time:2000, pc= 4, newpc= 5, instruction=0000100011001010, aluresult=00000000000000000000000000000111
#
# time:2400, pc= 5, newpc= 6, instruction=0000001100010010, aluresult=11111111111111111111111111111111
#
# time:2800, pc= 6, newpc= 7, instruction=0000000011010011, aluresult=00000000000000000000000000000001
#
# time:3200, pc= 7, newpc= 8, instruction=0000000001001011, aluresult=00000000000000000000000000000011
#
# time:3600, pc= 8, newpc= 9, instruction=0000000010011100, aluresult=11111111111111111111111111111110
#
# time:4000, pc= 9, newpc=10, instruction=000000000010100, aluresult=11111111111111111111111111111111
#
# time:4400, pc=10, newpc=11, instruction=0000001100011101, aluresult=00000000000000000000000000001111
#
# time:4800, pc=11, newpc=12, instruction=000001101110101, aluresult=00000000000000000000000000001111
#
# time:5200, pc=12, newpc=13, instruction=0001000001001010, aluresult=00000000000000000000000000001010
#
# time:5600, pc=13, newpc=14, instruction=0001011101001000, aluresult=00000000000000000000000000001011
#
# time:6000, pc=14, newpc=15, instruction=0010111010000111, aluresult=00000000000000000000000000001011
#
# time:6400, pc=15, newpc=16, instruction=0010101011000000, aluresult=00000000000000000000000000000000
#
# time:6800, pc=16, newpc=17, instruction=0011110100000001, aluresult=00000000000000000000000000001111
#
# time:7200, pc=17, newpc=18, instruction=0011010110000000, aluresult=00000000000000000000000000001011
#
# time:7600, pc=18, newpc=19, instruction=0100001011011111, aluresult=111111111111111111111111100000
#
# time:8000, pc=19, newpc=20, instruction=0100000111000000, aluresult=11111111111111111111111111111111
#
# time:8400, pc=20, newpc=21, instruction=0101000001000100, aluresult=111111111111111111111111110110
#
# time:8800, pc=21, newpc=24, instruction=0101000000000010, aluresult=00000000000000000000000000000000
#
# time:9200, pc=24, newpc=25, instruction=0110000000001010, aluresult=00000000000000000000000000000001
#
# time:9600, pc=25, newpc=31, instruction=0110100101000101, aluresult=00000000000000000000000000000000
#
# time:10000, pc=31, newpc=32, instruction=0111110010010101, aluresult=00000000000000000000000000000001
#
# time:10400, pc=32, newpc=33, instruction=0111010011000000, aluresult=00000000000000000000000000000000
#
# time:10800, pc=33, newpc=34, instruction=1000100111000000, aluresult=00000000000000000000000000000111
#
# time:11200, pc=34, newpc=35, instruction=1000010011001010, aluresult=00000000000000000000000000001011
#
# time:11600, pc=35, newpc=36, instruction=1001100000000111, aluresult=000000000000000000000000000010110
#
# time:12000, pc=36, newpc=37, instruction=1001000001000000, aluresult=00000000000000000000000000000000
#
# time:12400, pc=37, newpc=38, instruction=0001000001000001, aluresult=00000000000000000000000000000001
#
# time:12800, pc=38, newpc=39, instruction=0000000001010001, aluresult=00000000000000000000000000000001
#
# time:13200, pc=39, newpc=40, instruction=0001000001001010, aluresult=00000000000000000000000000001010
#
# time:13600, pc=40, newpc=41, instruction=0000000000011001, aluresult=00000000000000000000000000000000
#
# time:14000, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000010
#
# time:14400, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:14800, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000111
#
# time:15200, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:15600, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000100
#
# time:16000, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:16400, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000101
#
# time:16800, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:17200, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000110
#
# time:17600, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:18000, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000111
#
# time:18400, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:18800, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000100
#
# time:19200, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:19600, pc=41, newpc=42, instruction=0000010011011001, aluresult=00000000000000000000000000000101
#
# time:20000, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:20400, pc=41, newpc=42, instruction=0000010011011001, aluresult=000000000000000000000000000001010
#
# time:20800, pc=42, newpc=41, instruction=0110001011111110, aluresult=00000000000000000000000000000000
#
# time:21200, pc=41, newpc=42, instruction=0000010011011001, aluresult=000000000000000000000000000001011
#
# time:21600, pc=42, newpc=43, instruction=0110001011111110, aluresult=00000000000000000000000000000001
#
# time:22000, pc=43, newpc=44, instruction=0000000000000000, aluresult=00000000000000000000000000000000
#
# time:22400, pc=44, newpc= x, instruction=xxxxxxxxxxxxxxxx, aluresult=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#
# Break in Module MiniMIPS_testbench at C:/altera/13.1/workspace2/hw4/MiniMIPS_testbench.v line 59

```

For loop start

For loop end

## Register output file

```

1 // memory data file (do not edit th
2 // instance=/MiniMIPS_testbench/mir
3 // format=bin addressradix=h data:
4 00000000000000000000000000000000
5 000000000000000000000000000001010
6 000000000000000000000000000000001
7 0000000000000000000000000000001010
8 0000000000000000000000000000001111
9 00000000000000000000000000000010111
10 0000000000000000000000000000000111
11 0000000000000000000000000000001111
12

```

Handwritten notes showing calculations and memory addresses:

- 0  $\Rightarrow$  0
- 1  $\Rightarrow$  1  $\Rightarrow$  7  $\Rightarrow$  7  $\Rightarrow$  7  $\Rightarrow$  7  $\Rightarrow$  10
- 2  $\Rightarrow$  2  $\Rightarrow$  0  $\Rightarrow$  -1  $\Rightarrow$  1  $\Rightarrow$  2  $\Rightarrow$  7  $\Rightarrow$  1
- 3  $\Rightarrow$  3  $\Rightarrow$  1  $\Rightarrow$  2  $\Rightarrow$  15  $\Rightarrow$  0  $\Rightarrow$  2  $\Rightarrow$  33  $\Rightarrow$  0  $\Rightarrow$  11
- 4  $\Rightarrow$  4  $\Rightarrow$  1  $\Rightarrow$  8  $\Rightarrow$  15
- 5  $\Rightarrow$  5  $\Rightarrow$  23
- 6  $\Rightarrow$  6  $\Rightarrow$  15  $\Rightarrow$  7  $\Rightarrow$  1
- 7  $\Rightarrow$  7  $\Rightarrow$  2  $\Rightarrow$  1  $\Rightarrow$  15

Memory addresses:

- Mem[0] = 0
- Mem[0] = 10
- $\Rightarrow$  2,  $\Rightarrow$  3  $\Rightarrow$  4
- $\Rightarrow$  10, for loop

## Data output file

```

1 // memory data file (do not edit the
2 // instance=/MiniMIPS_testbench/minim
3 // format=bin addressradix=h data:
4 000000000000000000000000000001010
5 000000000000000000000000000000001
6 000000000000000000000000000000010
7 0000000000000000000000000000000011
8 0000000000000000000000000000000100
9 0000000000000000000000000000000101
10 0000000000000000000000000000000110
11 0000000000000000000000000000000111
12 00000000000000000000000000000001000
13 00000000000000000000000000000001001
14 00000000000000000000000000000001010
15 00000000000000000000000000000001011
16 00000000000000000000000000000001100
17 00000000000000000000000000000001101
18 00000000000000000000000000000001110
19 00000000000000000000000000000001111
20 000000000000000000000000000000010000
21 000000000000000000000000000000010001
22 000000000000000000000000000000010010
23 000000000000000000000000000000010011
24 000000000000000000000000000000010100
25 000000000000000000000000000000010101
26 000000000000000000000000000000000000
27 000000000000000000000000000000010111
28 000000000000000000000000000000011000
29 000000000000000000000000000000011001
30 000000000000000000000000000000011010
31 000000000000000000000000000000011011
32 000000000000000000000000000000011100
33 000000000000000000000000000000011101
34 000000000000000000000000000000011110
35 000000000000000000000000000000011111
36

```