CSE 331 Computer Organization HW4 Report Yakup Talha Yolcu 1801042609

1. 32 bit full adder test

```
a=32'd32; b=32'd66; carry_in=1'b1;
a=32'd33; b=32'd67; carry in=1'b0;
a=32'd34; b=32'd68; carry in=1'b0;
a=32'b1111 1111 1111 1111 1111 1111 1110; b=32'b10; carry in=1'b0;
#32;
  First test, 32 + 66 + 1 = 99 \Rightarrow a=32,b=66,carry in = 1
  Second test, 33 + 67 = 100 there is no carry in
  Third test 34 + 68 = 102, there is no carry in
  Fourth test a=2^32-2 b= 2, I sum them up to get carry out and I get carry out.
 vannoz accp current
 # time = 0, a=
                        32, b=
                                      66, carry_in=1, sum= 99, carry_out=0
# time = 32, a= 33, b=
# time = 64, a= 34, b=
 # time = 32, a=
                                      67, carry_in=0, sum= 100, carry_out=0
                                     68, carry_in=0, sum= 102, carry_out=0
 # time = 96, a=4294967294, b=
                                      2, carry in=0, sum= 0, carry out=1
```

2. 32 bit xor test

3. 32 bit full subtractor test

```
66-32=34
                           66-61=5
                                       70-50=20
                                                     70-100=-30 as decimal
aı pegin
 a=32'd66; b=32'd32;
 a=32'd66; b=32'd61;
                           # time = 0, a=
                                                 66, b=
                                                              32, sub=
                                                                             34, carry_out=1
                           # time = 32, a=
                                                              61, sub=
50, sub=
                                                 66, b=
                                                                              5, carry_out=1
                                               70, b=
                           # time = 64, a=
                                                                              20, carry_out=1
 a=32'd70; b=32'd50;
                           # time = 96, a=
                                                 70, b=
                                                              100, sub=4294967266, carry out=0
 #32;
 a=32'd70; b=32'd100;
```

4. Set less than test

```
a=32'd66; b=32'd32;
                    Outputs as binary and decimal format
   a=32'd32; b=32'd66;
                     vsim o> step -current
   a=32'd70; b=32'd70;
                                           32, slt=
66, slt=
                     # time = 0, a= 66, b=
                     # time = 32, a= 32, b=
# time = 64, a= 70, b=
                                            70, slt=
   SIM 6> step -current
   5. Nor 32 bit test
aı pegin
                    Results as binary and decimal format
 a=32'b0; b=32'b0;
 #32:
                      # time = 0, a= 0, b= 0, out=4294967295
# time = 32, a= 0, b= 1, out=4294967294
# time = 64, a= 1, b= 0, out=4294967294
 a=32'b0; b=32'b1;
 #32:
 a=32'b1; b=32'b0;
                                             1, out=4294967294
                      # time = 96, a=
                                    1, b=
 a=32'b1; b=32'b1;
                      MOTRA CA
 #32;
VSIM 5> step -current
6. 32 bit and test
   a=32'b0; b=32'b0;
```

```
TORTON DOED CARRENO
                             # time = 0, a=
                                                  0, b=
                                                              0, out=
a=32'b0; b=32'b1;
                                                0, b=
1, b=
1, b=
                             # time = 32, a=
                                                              1, out=
                             # time = 64, a=
                                                              0, out=
a=32'b1; b=32'b0;
                             # time = 96, a=
                                                              1, out=
#32:
a=32'b1; b=32'b1;
#32;
```

Outputs as binary format

7. 32 bit or test

Output and inputs of or test

8. Control Unit Signals and Outputs

		OPCODE3	OPCODE2	OPCODE1	OPCODE0	RegDst	Branch	Memread	MemtoReg	MemWrite	ALUSRC	RegWrite
R type	and	0	0	0	0	1	0	0	0	0	0	1
	add	0	0	0	0	1	0	0	0	0	0	1
	sub	0	0	0	0	1	0	0	0	0	0	1
	xor	0	0	0	0	1	0	0	0	0	0	1
	nor	0	0	0	0	1	0	0	0	0	0	1
	or	0	0	0	0	1	0	0	0	0	0	1
I type	addi	0	0	0	1	0	0	0	0	0	1	1
	andi	0	0	1	0	0	0	0	0	0	1	1
	ori	0	0	1	1	0	0	0	0	0	1	1
	nori	0	1	0	0	0	0	0	0	0	1	1
branch	beq	0	1	0	1	0	1	0	0	0	0	0
	bne	0	1	1	0	0	1	0	0	0	0	0
I type	slti	0	1	1	1	0	0	0	0	0	1	1
lw	lw	1	0	0	0	0	0	1	1	0	1	1
sw	sw	1	0	0	1	0	0	0	1	1	1	0

A=OPCODE3
B=OPCODE2
C=OPCODE1
D=OPCODE0

regdst= A'B'C'D'
branch=A'BC'D+ A'BCD'
memread=AB'C'D'
memtoreg=AB'C'

ALUOP1=A'BD + A'BC + A'B'C'D'

ALUOP0=B'C' + A'CD

memwrite=AB'C'D

ALUSRC = A'B'D + A'B'C + A'CD +

AB'C' + A'BC'D'

regwrite=A'B' + A'C'D' + B'C'D' +

A'CD

ALUOP2=A'CD + A'BD'

9. ALUOP Signals and Equations

		OPCODE3	OPCODE2	OPCODE1	OPCODE0	ALUOP2	ALUOP1	ALUOP0
R type	and	0	0	0	0	0	1	1
	add	0	0	0	0	0	1	1
	sub	0	0	0	0	0	1	1
	xor	0	0	0	0	0	1	1
	nor	0	0	0	0	0	1	1
	or	0	0	0	0	0	1	1
I type	addi	0	0	0	1	0	0	1
	andi	0	0	1	0	0	0	0
	ori	0	0	1	1	1	0	1
	nori	0	1	0	0	1	0	0
branch	beq	0	1	0	1	0	1	0
	bne	0	1	1	0	1	1	0
I type	slti	0	1	1	1	1	1	1
lw	lw	1	0	0	0	0	0	1
sw	sw	1	0	0	1	0	0	1

ALUOP2=A'CD + A'BD' ALUOP1=A'BD + A'BC + A'B'C'D' ALUOP0=B'C' + A'CD

A=OPCODE3

B=OPCODE2

C=OPCODE1

D=OPCODE0

I gave same ALUOP code to all R type instructions because I am gonna detect the ALU operation from their function code.

Lw and sw instructions uses the adding immediate alu operation.

10. ALUCTRL Table and Equations

		ALUOP	2	ALUOP1	ALUOP0	FUNC2	FUN1	FUNC0	ALUCTRL2	ALUCTRL1	ALUCTRLO	
R type	and		0	1	1	. 0	0	0	0	0	0	
	add		0	1	1	. 0	0	1	0	0	1	
	sub		0	1	1	. 0	1	0	0	1	0	
	xor		0	1	1	. 0	1	1	0	1	1	
	nor		0	1	1	. 1	0	0	1	0	0	
	or		0	1	1	. 1	0	1	1	0	1	
I type	addi		0	0	1	. х	х	х	0	0	1	
	andi		0	0	(x	х	х	0	0	0	
	ori		1	0	1	. х	х	х	1	0	1	
	nori		1	0	(x	х	х	1	0	0	
branch	beq		0	1	(x	х	х	0	1	0	
	bne		1	1	(X	х	Х	1	1	0	
I type	slti		1	1	1	. х	х	х	1	1	1	
lw	lw		0	0	1	. х	х	х	0	0	1	
SW	SW		0	0	1	. х	х	Х	0	0	1	
For R type	s I	For I tupos	200		ALUCTRL			ALUCTRL2=A + BCDE'				
checked t	he		For I types and branch,lw,sw we don't use		signals goo					TRL1= BC' + AB + BD'E		
function f							:		ALUCTRLO	B'C + AC + CD'F + CE'F		
Because o		function fie										
their ALUGare same,		ALUOP directly		/	0	0		0 and		A=ALUC	P2	
Function f	ields	goes to ALUCTRL			0	0		1 add		B=ALUO	P1	
directly goes to ALUCTRL output		output.			0	1		0 sub		C=ALUO	P0	
				$\dashv $	0	0		1 xor	l xor		D=FUNC2	
					1	0		0 nor		E=FUNC	1	
					1	1		1 or				
					1	1		0 bneq		F=FUNC	U	
					1	0		1 slt		<u> </u>		

11. Control unit Testbench

All R type instructions has the same Control signals. Even the ALUOP

```
begin
        instruction=16'b0000 000 000 000 000;
     end
alwavs
   begin
        # `DELAY2;
     end
linitial begin
    #5 instruction=16'b0000_000_000_000; //r type
    #5 instruction=16'b0001 000 000 000 000;
#5 instruction=16'b0010 000 000 000 000;
#5 instruction=16'b0011_000_000_000_000;
                                                           //addi
                                                           //andi
                                                           //ori
     #5 instruction=16'b0100_000_000_000_000;
    #5 instruction=16'b0101_000_000_000_000;
                                                            //beq
    #5 instruction=16'b0110_000_000_000_000;
                                                            //bne
    #5 instruction=16'b0111_000_000_000_000;
#5 instruction=16'b1000_000_000_000_000;
                                                          //slti
     #5 instruction=16'b1001 000 000 000 000;
```

```
/SIM 5> step -current
//r type # time: 0, instruction=0000000000000000 regdst=1 , branch:0, memread=0, memtoreg=0, ALUOP=011 memwrite:0 , ALUSRC:0, regwrite:1
//addi
         # time:10, instruction=0001000000000000 regdst=0 , branch:0, memread=0, memtoreg=0, ALUOP=001 memwrite:0 , ALUSRC:1, regwrite:1
//andi
         # time:15, instruction=00100000000000000 regdst=0 , branch:0, memread=0, memtoreg=0, ALUOP=000 memwrite:0 , ALUSRC:1, regwrite:1
//ori
         # time:20, instruction=0011000000000000 regdst=0 , branch:0, memread=0, memtoreg=0, ALUOP=101 memwrite:0 , ALUSRC:1, regwrite:1
        //nori
//beq
//hne
         # time:35, instruction=0110000000000000 regdst=0 , branch:1, memread=0, memtoreg=0, ALUOP=110 memwrite:0 , ALUSRC:0, regwrite:0
        # time:35, instruction=0110000000000000 regust=0 , branch:0, memread=0, memtoreg=0, ALUOP=11 memwrite:0 , ALUSRC:1, regwrite:1
//slti
//1w
        # time:45, instruction=1000000000000000 regdst=0 , branch:0, memread=1, memtoreg=1, ALUOP=001 memwrite:0 , ALUSRC:1, regwrite:1
# time:50, instruction=1001000000000000 regdst=0 , branch:0, memread=0, memtoreg=1, ALUOP=001 memwrite:1 , ALUSRC:1, regwrite:0
//sw
```

12. Register unit testbench

```
#5 ;
    read_reg_l=3'b000;
    read_reg_2=3'b001;

#5 ;
    read_reg_l=3'b010;
    read_reg_2=3'b011;

#5 ;
    read_reg_l=3'b100;
    read_reg_2=3'b101;

#5 ;
    read_reg_l=3'b110;
    read_reg_2=3'b111;

#5;
    signal_reg_write=1'b1;
    write_data=3'b000;
    clk=1'b1;
```

Initial register file

```
4
5
  6
  7
  000000000000000000000000000000011
8
  9
  10
  000000000000000000000000000000110
11
  00000000000000000000000000000111
```

Written register file

13. ALU Control Unit Testbench

```
.9
    -initial begin
0
113
         #5 ALUOP=3'b000; func=3'b000; //r type and
                                                           # time: 0, ALUOP=xxx, func=xxx, ALUCTRL=xxx
2
         #5 ALUOP=3'b000; func=3'b001; //r type addi
                                                           # time: 5, ALUOP=000, func=000, ALUCTRL=000
:3
         #5 ALUOP=3'b000; func=3'b010; //r type sub
                                                            # time:10, ALUOP=000, func=001, ALUCTRL=000
         #5 ALUOP=3'b000; func=3'b011; //r type xor
14
                                                           # time:15, ALUOP=000, func=010, ALUCTRL=000
         #5 ALUOP=3'b000; func=3'b100; //r type nor
:5
                                                           # time:20, ALUOP=000, func=011, ALUCTRL=000
         #5 ALUOP=3'b000; func=3'b101; //r type or
:6
                                                            # time:25, ALUOP=000, func=100, ALUCTRL=000
:7
                                                            # time:30, ALUOP=000, func=101, ALUCTRL=000
         #5 ALUOP=3'b001; func=3'b000; //addi
18
                                                           # time:35, ALUOP=001, func=000, ALUCTRL=001
         #5 ALUOP=3'b000; func=3'b001; //andi
9
                                                           # time:40, ALUOP=000, func=001, ALUCTRL=000
         #5 ALUOP=3'b101; func=3'b010; //ori
10
                                                           # time:45, ALUOP=101, func=010, ALUCTRL=101
         #5 ALUOP=3'b100; func=3'b011; //nori
31
                                                           # time:50, ALUOP=100, func=011, ALUCTRL=100
         #5 ALUOP=3'b010; func=3'b100; //beq
#5 ALUOP=3'b110; func=3'b101; //bneq
32
                                                           # time:55, ALUOP=010, func=100, ALUCTRL=010
13
                                                           # time:60, ALUOP=110, func=101, ALUCTRL=110
14
                                                            # time:65, ALUOP=111, func=000, ALUCTRL=111
35
         #5 ALUOP=3'b111; func=3'b000; //slt
                                                            # time:70, ALUOP=001, func=001, ALUCTRL=001
16
37
         #5 ALUOP=3'b001; func=3'b001; //lw
18
         #5 ALUOP=3'b001; func=3'b001; //sw
19
         $stop;
```

14. Sign Extend Testbench

```
initial
begin
immediate_val=6'b0;
end
                      p -current
begin
#'DELAY2;
end
                       ⊟initial begin
                       immediate_val=000110 extended_val=00000000000000000000000000110
  immediate val=6'bl1;
                      immediate_val=100000 extended_val=1111111111111111111111111111100000
  immediate val=6'bl10;
                      :
immediate val=6'bl00000;
  immediate val=6'bl00001;
                      immediate_val=110000 extended_val=11111111111111111111111111111110000
 #5;
immediate_val=6'bi10000;
                       immediate_val=111111 extended_val=1111111111111111111111111111111111
  immediate_val=6'bl11111;
                      1 Module sign extend tb at C:/altera/13.1/workspace2/hw4/sign extend tb.v
```

15. ALU Testbench

```
//and=000
ALUOP = 3'b000;
carry in=1'bl;
# `DELAY;
/////////////
//////// for all cases (from aluop=000 to aluop=111)
//add=001
# `DELAY;
A = 32 \text{ 'd5};
B = 32'd6;
ALUOP = 3'b001;
carry in=1'b0;
# `DELAY:
//sub=010
# `DELAY;
A = 32'd11:
B = 32 \, d7;
ALUOP = 3'b010;
carry in=1'b0:
# 'DELAY:
```

```
# `DELAY;
A = 32'b1;
B = 32'b0;
ALUOP = 3'b011:
carry_in=1'b0;
#`DELAY;
//nor=100
# `DELAY:
# DEBA1,
A = 32'b0;
B = 32'b0;
ALUOP = 3'b100;
          in=1'b0;
//or = 101
# `DELAY;
A = 32'd0;
B = 32'd1;
ALUOP = 3'b101;
carry_in # `DELAY;
         in=1'b0:
# `DELAY;
A = 32 \text{ d5};

B = 32 \text{ d6};
ALUOP = 3'b110:
carry_in=1'b0;
# `DELAY:
# DELAI;
A = 32'd3;
B = 32'd4;
ALUOP = 3'blll;
carry_in=1'b0;
```

```
tonios boep current
                          0, B=
5, B=
                                          1, ALUOP=000, Result=
# time = 0, A =
                                                                           0, carry out=0
                                          1, ALUOP=000, Result= 0, carry_out=0
6, ALUOP=001, Result= 11, carry_out=0
# time = 20, A =
# time = 40, A =
                          11, B=
                                         7, ALUOP=010, Result= 4, carry_out=0
0, ALUOP=011, Result= 1, carry_out=0
                                          7, ALUOP=010, Result=
# time = 60, A =
                         1, B=
0, B=
# time = 80, A =
                                          0, ALUOP=100, Result=4294967295, carry_out=0
                                          1, ALUOP=101, Result= 1, carry_out=0
6, ALUOP=110, Result= 0, carry_out=0
# time = 100, A =
                           0, B=
                          5, B=
                                                                             0, carry_out=0
# time = 120, A =
                           3, B=
                                           4, ALUOP=111, Result=
                                                                             1, carry_out=0
# time = 130, A =
```

16. Data unit testbench

```
Output data of testbench
  #40 ;
                         // memory data file (do not edit the following line
    address=32'b01;
    write data=32'b0;
                         required for mem load use)
    memread=1'b1;
                         // instance=/mips data tb/mips data1/data
    memwrite=1'b0;
                        // format=bin addressradix=h dataradix=b version=1.0
                        wordsperline=1 noaddress
  #40 ;
    address=32'b10:
                        write data=32'b0;
                         memread=1'b1;
    memwrite=1'b0;
  #40 :
                                    Input data of testbench
    address=32'bl1;
    write data=32'b0;
    memread=1'b1;
                                1
                                    // memory data file (do not edit the folic
    memwrite=1'b0;
                                2
                                    // instance=/mips data tb/mips datal/data
                                3
                                    // format=bin addressradix=h dataradix=b v
  #40 ;
                                    0000 0000 0000 0000 0000 0000 0000
                                4
    clk=1:
                                    0000 0000 0000 0000 0000 0000 0000 0001
                                5
    address=32'b00;
                                    0000 0000 0000 0000 0000 0000 0000 0010
                                6
    write data=32'b0000 1000;
                                7
                                    0000 0000 0000 0000 0000 0000 0000 0011
    memread=1'b0;
                                    0000 0000 0000 0000 0000 0000 0000 0100
                                8
    memwrite=1'b1;
                               9 0000 0000 0000 0000 0000 0000 0000 0101
       #40;
    $writememb("data out tb.txt",mips datal.data);
    $stop;
end
Break in Module mips data tb at C:/altera/13.1/workspace2/hw4/mips data tb.v line 63
```

17. Shift left 2 unit testbench

18. MiniMIPS

```
module MiniMIPS(pc,instruction, result,newpc,clk);
           //program cpunter
 3
           input [31:0] pc;
           //instruction
           input [15:0] instruction;
 5
           //aluresult
           output wire[31:0] result;
 8
           //new pc value
           output [31:0] newpc;
10
           //clock
           input clk:
13
14
           //this module is a top-level entity
15
           //all modules in this project that have to use just structural verilog (except register & data modules)
           //MiniMIPS has to work correctly for 15 instruction.
           //alu32 design has to stay same with assignment3
17
18
           //Verilog coding guidelines
19
           //Guideline #1: When modeling sequential logic, use nonblocking assignments.
20
           //Guideline #2: When modeling latches, use nonblocking assignments.
22
           //Guideline #3: When modeling combinational logic with an always block, use blocking assignments.
23
24
           wire regdst;
                                 //control signal regsdst
25
           wire branch;
                                //control signal branch
                                //control signal memread
           wire memread;
27
           wire memtoreg;
                                 //control signal memtoreg
           wire [2:0]ALUOP; //control signal ALUOP
28
                                //control signal memwrite
29
           wire memwrite:
30
           wire ALUSRC;
                                //control signal ALUSRC
31
           wire regwrite;
                                 //CONtrol signal regwrite
           wire [2:0] ALUCTRL; //control signal ALUCTRL
wire [2:0] func; //function field of instruction
32
33
           wire [2:0] write reg; //write register holds the register number that data will be written, rt or rd
34
           wire [31:0] read_data_1; //data that read from register rs
wire [31:0] read_data_2; //data that read from register rt
36
37
           wire [31:0] write data;
                                           //data will be written to register rt or rd
           wire [2:0] read_reg_1;
wire [2:0] read_reg_2;
                                           //register number rs
38
                                           //register number rt
39
           wire signal reg write.
         wire [5:0] immediate value; //immediate value that is taken from instruction wire [31:0] extended imm; //extendend immediate value wire [31:0] secondaluinput; //b input of the alu, it will be selected by mux
42
                                       //b input of the alu, it will be selected by mux it can be extended value or read register data
         wire [31:0] aluresult;
                                        //result of the alu operation
44
                                        //holds 1 if aluresult=0, holds 0 if aluresult=
         wire carry_out;
wire branch_result;
wire [31:0]read_data_mem;
                                        //carry out of the alu operation
                                        //result of the and operation of branch (coming from control signal) and aluresult //data that read from memory file
48
50
          wire [31:0]shifted value;
                                        //shifted extended immediate value
         wire [31:0] addpc4result;
wire carry_out_addpc4result;
wire [31:0] branchadderresult;
                                        //estatt of the pc + 1 operation
//carry_out of the add operation of pc and 1
; //result of the adding of the pc + 1 and shifted extended immediate value
53
                                         t; //carry out of the previous operation
//temporal pc value
//temporal read data 1
          wire carry_out_branchadderresult;
          wire [31:0]temp newpc;
         wire [31:0]temp_read_data_1;
wire [31:0]temp_read_data_2;
                                           //temporal read data 2
57
           wire [31:0] temp read data 2;
                                                    //temporal read data 2
 59
 60
            //pc+l operation, output is addpc4 result
 61
            //input A pc
 62
            //input B 1
            //we are adding pc and 1 because we are forwaring pc by 1
63
 64
            //carry in is 0 carry out is temp value
 65
            full_adder_32bit add4topc(pc,32'dl,1'b0,addpc4result,carry_out_addpc4result);
 66
 67
            //control unit takes instruction as an input and parses into opcode
            //outputs the regdst , branch, memread, memtoreg, ALUOP (3 bit) , memwrite, ALUSRC and regwrite
 68
            control callcontrol(instruction, regdst, branch, memread, memtoreg, ALUOP, memwrite, ALUSRC, regwrite);
 69
 70
 71
            //aluccontrol unit takes function field (3 bit) and ALUOP (3 bit) and outputs the ALUCTRL as 3 bit
72
            alucontrol callalucontrol(ALUOP,instruction[2:0],ALUCTRL);
 73
74
 75
            //regdst selects write register
 76
            mux2xl 3bitinput selectwriteregister(write reg,instruction[8:6],instruction[5:3],regdst);
```

```
mux2x1 3bitinput selectwriteregister(write reg,instruction[8:6],instruction[5:3],regdst);
                    //read register l=rs register
//assign read_reg_l = instruction[11:9];
//read register 2=rt register
        78
        80
                   //read register 2=rt register
//assign read reg 2 = instruction[8:6];
//signal reg write=regwrite signal of the control unit
//assign signal_reg write = regwrite;
//immediate value of the instruction
//assign immediate_value = instruction[5:0];
        81
        83
84
85
        86
        87
88
                    //register unit reads registers and writes to register
                    //read data l= rs
                    //read data 2= rt
//write data = rt or rd
//read reg 1 = register number of rs
//read reg 2 = register number of rt
        89
90
91
        92
93
94
95
96
97
                    //write reg = register number of rt or rd
                   //signal_reg_write = regwrite
//I send clock 0 to just read registers, if clock is 1, then this means that we are sth to the registers
mips_registers mipsregl(read_data_1, read_data_2, write_data, instruction[11:9], instruction[8:6], write_reg, regwrite, clk);
        98
99
                    //sign extend unit extends 6 bit number to 32 bit
                    sign_extend ext(extended_imm,instruction[5:0]);
       100
       101
102
                    //2xl mux 32 bit input selects the read data2 or immediate value to send data to ALU
                    mux2x1_32bitinput select2ndaluinput(secondaluinput, ALUSRC, read_data_2, extended_imm);
      100
                      //2x1 mux 32 bit input selects the read data2 or immediate value to send data to ALU
      101
                     mux2xl 32bitinput select2ndaluinput(secondaluinput.ALUSRC.read data 2.extended imm);
      102
      103
      104
                      //alu operation is done
      105
                      //result is result of the ALU
                      //carry in is 0 for ALU
      106
      107
                      //read data 1 is input A for ALU
      108
                      //secondaluinput is read data 2 or extended value we have selected it at mux before.
      109
                      //ALUCTRL determines the result of the ALU operation
      110
                      //carry_out is temp carry out we are not using it anywhere
      111
                      //aluresultzero = 1 if result=0
      112
                     alu32bit alu32bitcomp(result,1'b0,read data 1,secondaluinput,ALUCTRL,carry out,aluresultzero);
      113
      114
      115
                     //branchresult
      116
                      //and of the branch signal and aluresult zero to detect branch
                      //branch_result = 1 if branch = 1 and aluresultzero = 1
      117
                      and branchrescalc(branch_result,aluresultzero,branch);
      118
      119
      120
                      //data part, we are reading data or writing data from/memory
      121
                      //result is result of the alu
      122
                      //read data 2 will be written to memory if memwrite = 1
      123
                      //memread determines memory is gonnna be read or not
      124
                      //memwrite determines a data will be written to memory or not
                      //read data mem is read data coming from memory
      125
      126
                     mips data data mips(result, read data 2, memread, memwrite, read data mem, clk);
      127
                      //selects write data for register
      129
                      //memtoreg is select of the mux
                      //if memtoreg = 0, mux selects the alu operation
      130
      131
                      //if memtoreg = 1, mux selects the read memory data
     132
                      mux2x1_32bitinput select_write_register(write_data,memtoreg,result,read_data_mem);
      133
      134
//writes sth to register
//Writes sin to register
//I send as input temp read datas because if I sent the same data, I got an error that
//I can't assign more than one value to wire.
//Write data and read register numbers are same because they are inputs.
//signal reg write is regwrite
//I sent clock as 1 because I am gonna write something into register
//This shift left is intentionally not shifts the extended immediate value.
//Instantie test is incrementing po 1 by 1
//Because I am incrementing po 1 by 1
//If I increment po 4 by 4 I would shift extended imm value.
//I left it because I wanted to show I know we should shift in mips. But in my design I dont need it in here shift_left_2 sll2(shifted_value,extended_imm);
//we are adding pc + 4 and extened imm value.
//we are adding po + 1 and excelled limit
//result of add is in branchadderresult
//input A = po + 4
//input B = shifted_value
//carry in = 0 carry_out = temp value we are not gonna use it full_adder_32bit calculatebranching(addpc4result, shifted_value, 1'b0, branchadderresult, carry_out_branchadderresult);
//this mux selects the pc + 4 or pc + 4 + extended imm shifted value //select input is and of the branch and aluzero
mux2x1_32bitinput selectpc(newpc,branch_result,addpc4result,branchadderresult);
//write sth to register, I sent temporal read data we are not gonna use them. I sent rs and rt values. I sent regwrite signal clock and write register number mips_registers mipsreg2(temp_read_data_1, temp_read_data_1, write_data, instruction[11:9], instruction[8:6], write_reg, regwrite, clk);
```

134 135

155 156 157

158

159

161 162

My initial register file

```
// memory data file (do not edit t
2
   // instance=/MiniMIPS testbench/mi
   // format=bin addressradix=h datar
3
4
   5
   6
   00000000000000000000000000000011
8
   q
   10
   00000000000000000000000000000110
11
   00000000000000000000000000000111
12
```

My initial memory file

36

My instructions

INSTRUCTIONS

Empty instruction

1	0000_000_001_010_000	And \$0,\$1,\$2
2	0000_001_001_011_000	And \$1,\$1,\$3
3	0000_010_001_100_001	Add \$2,\$1,\$4
4	0000_011_111_100_001	Add \$3,\$7,\$4
5	0000_100_011_001_010	Sub \$4,\$3,\$1
6	0000_001_100_010_010	Sub \$1,\$4,\$2
7	0000_000_011_010_011	
8	0000_000_001_001_011	Xor \$0,\$3,\$2
9	0000_000_010_011_100	Xor \$0,\$2,\$3
10	0000_000_000_010_100	Nor \$0,\$2,\$3
11	0000_001_100_011_101	Nor \$0,\$0,\$2
12 13	0000_011_101_110_101 0001 000 001 001010	Or \$1,\$4,\$3
14	0001 011 101 001000	
15	0010 111 010 000111	Or \$3, \$5,\$6
16	0010 101 011 000000	Addi \$0,\$1,10
17	0011 110 100 000001	Addi \$3,\$5,8
18	0011 010 110 000000	Andi \$7,\$2,7
19	0100 001 011 011111	Andi \$5,\$3,0
20	0100_000_111_000000	
21	0101_000_001_000100	Ori \$6,\$4,1
22	0101_000_000_000010	Ori \$2,\$0,6
23	0000_000_000_000000	Nori \$1,\$3,63
24	0000_000_000_000000	Nori \$0,\$7,0
25	0110_000_000_001010	Beq \$0,\$1,4
26	0110_100_101_000101	•
27	0000_000_000_000000	Beq \$0,\$0,2
28	0000_000_000_000000	Bneq \$0,\$0,10
29	0000_000_000_000000	Bneq \$4,\$5,5
30 31	0000_000_000_000000	Slt \$6,\$2,21
32	0111 110 010 010101	Slt \$2,\$3,0
33	0111 010 011 000000	Lw \$7,0 (\$4)
34	1000 100 111 000000	
35	1000 010 011 001010	Lw \$3,10(\$2)
36	1001 100 000 000111	Sw \$0,7(\$4)
37	1001 000 001 000000	Sw \$1,0(\$0)
38	0001_000_001_000001	Addi \$0,\$1,1
39	0000_000_001_010_001	Add \$0,\$1,\$2
40	0001_000_001_001010	Addi \$0,\$1,10
41	0000_000_000_011_001	
42	0000_010_011_011_001	Add \$0,\$0,\$3
43	0110_001_011_111110	Add \$2,\$3,\$3
44	0000_000_000_000000	Bneq \$1,\$3 (my for loop is in here)

```
time:3200, pc= 7, newpc= 8, instruction=000000001001011, aluresult=000000000000000000000000000111
time:4400, pc=10, newpc=11, instruction=0000001100011101, aluresult=00000000000000000000000001111
time:4800, pc=11, newpc=12, instruction=0000011101110101, aluresult=00000000000000000000000001111
time:5200. pc=12. newpc=13. instruction=000100000100101. aluresult=000000000000000000000000001010
time:5600, pc=13, newpc=14, instruction=0001011101001000, aluresult=0000000000000000000000000010111
time:6000, pc=14, newpc=15, instruction=0010111010000111, aluresult=00000000000000000000000000000111
time:6800, pc=16, newpc=17, instruction=0011110100000001, aluresult=0000000000000000000000001111
time:10800, pc=33, newpc=34, instruction=1000100111000000, aluresult=0000000000000000000000001111
time:11200, pc=34, newpc=35, instruction=1000010011001010, aluresult=00000000000000000000000001111
time:11600, pc=35, newpc=36, instruction=1001100000000111, aluresult=00000000000000000000000001110
time:13200, pc=39, newpc=40, instruction=0001000001001010, aluresult=000000000000000000000000001010
```


For loop start

For loop end

```
time:20400, pc=41, newpc=42, instruction=000010011011001, aluresult=000000000000000000000000001010
time:21200, pc=41, newpc=42, instruction=000010011011001, aluresult=00000000000000000000000000111
# Break in Module MiniMIPS_testbench at C:/altera/13.1/workspace2/hw4/MiniMIPS_testbench.v line 59
VSIM 33>
```

Register output file

```
// memory data file (do not edit t)
 2
    // instance=/MiniMIPS testbench/mir
    // format=bin addressradix=h datara
 3
    5
    6
    8
    000000000000000000000000000001111
    00000000000000000000000000001111
 9
    00000000000000000000000000000111
10
    000000000000000000000000000001111
11
12
```



Data output file

```
// memory data file (do not edit the
2
    // instance=/MiniMIPS testbench/minim
    // format=bin addressradix=h dataradi
3
4
    5
    6
7
    00000000000000000000000000000011
8
    9
    10
    0000000000000000000000000000110
11
    00000000000000000000000000000111
12
    13
    14
15
    000000000000000000000000000001011
    00000000000000000000000000001100
16
    000000000000000000000000000001101
17
18
    00000000000000000000000000001110
    000000000000000000000000000001111
19
20
    0000000000000000000000000000010001
21
22
    23
    000000000000000000000000000010011
24
    000000000000000000000000000010101
25
    26
27
    000000000000000000000000000010111
28
    000000000000000000000000000011000
29
    000000000000000000000000000011001
    00000000000000000000000000011010
30
31
    000000000000000000000000000011011
32
    000000000000000000000000000011100
33
    000000000000000000000000000011101
34
    00000000000000000000000000011110
35
    000000000000000000000000000011111
36
```