

EEE3096S: Embedded Systems II

LECTURE 23:
A TASTE OF VERILOG


Presented by:

STANLEY MBEWE



Electrical Engineering
University of Cape Town

Hardware Description Languages: *a taste in 5-lectures*




Yes, that is the plan! It is just a 'taste!'...

- To learn the essential syntax
- To understand simple HDL code
- To know what HDL is used for



In order to become more expert in HDL consider taking "EEE4120F High Performance Digital Embedded Systems" next year.

Digital Circuit



The Half Adder Circuit

These slides build on knowledge of digital logic and circuits (prereq.s)

Verilog

```
module half_adder (A,B,S,Cout);  
    input  A, B;  
    output S, Cout;  
  
    assign o_sum  = A^B; /* bitwise xor */  
    assign o_carry= A&B; /* bitwise and */  
endmodule /* half_adder */
```

this week



By assuming you have recapped and understood much of your **digital logic circuits** and the building blocks for these, then VHDL or Verilog HDL is *not* actually such a difficult thing, it is a language for describing pretty much the same circuits that you should be fairly used to by now. What's more, and why we are using Verilog, is that it is easier than VHDL / AHDL and because it has a syntax a lot like C / Python (Verilog95 syntax is probably *simpler* than C actually).

Handouts:

Please look on Amathuba
Module 6a/Notes



Verilog Cheats Verilog_CheatSheet.pdf

A concise reference manual focusing on what you need to know for this course.

Verilog Cheat sheet for C programmers.pdf

A useful quick reference sheet planned for use by C programmers.

Verilog_Reference.pdf

Detailed Verilog reference (used in EEE4120F) with more explanations and examples.

OUTLINE OF LECTURE

- Programmable chips
- **IMPRESSIVENESS OF FPGAs**
- FPGA internals
- PLD/FPGA Development Flow
- Learning Verilog HDL
- Building blocks
- Non-synthesizable data types

PROGRAMMABLE CHIPS

What you probably already know...

- **What are Programmable Chips?**
- In comparison to hard-wired chips, a programmable chip can be configured according to user needs, providing a means to use the same chip(s) for a variety of different applications.
- This facility makes programmable chips attractive for use in many products, including prototyping situations and in final systems.
- Further benefits of programmable chips:
 - Low starting cost (eg. Web pack + dev kit), risk reduction, quick turnaround time


PROGRAMMABLE CHIPS

Types of programmable logic chips:

PLAs, CPLDs and FPGAs

These vary from: simple → complex cheap → expensive

- **PLA = Programmable Logic Array**
 - Simple: just AND and OR gates; but *Cheap*
- **CPLA = Complex PLA**
 - Midrange: compose interconnected PLAs
- **FPGAs = Field Programmable Gate Array**
 - Complex: programmable logic blocks and programmable interconnects; but *Expensive*



IMPRESSIVENESS OF FPGAs

Although the principles in these lectures also apply for programming modern PLAs and CPLDs devices which are much more affordable than FPGAs.

SO WHAT?

What is so special about FPGAs?

Why should we be bothered?

Because they are so flexible and highly parallel




FPGA

A sea of possibilities...

01001010101000100101001010010100
10010010010100100101101001
100100110101011010011101

all in a little chip!

WHAT IS SO SPECIAL ABOUT FPGA?




FPGA INTERNS: A BASIC VIEW ON HOW FPGAS WORK



although I'm not saying to much about it now...

FPGA INTERNAL STRUCTURE




Note: one programmable logic block (PLB) may contain a complex arrangement of programmable logic elements (PLE).

The size of a FPGA or programmable logic device (PLD) is measured in the number of LEs (i.e., Logic Elements) that it has.

* FPLE = Field Programmable Logic Element

FPGA INTERNAL STRUCTURE



In EEE4120F we dive much deeper into FPGA issues if you might be interested in pursuing that.

PLD/FPGA DEVELOPMENT FLOW

Design Specification

Design and HDL / RTL Coding

- Behavioral or Structural Description of Design
- Writing VHDL, deciding i/o, formulating tests

RTL Simulation

- Functional Simulation
- Verify Logic Model & Data Flow
- View model-specified timing


Synthesis

- Translate Design into Device Specific Primitives
- Optimization to meet Area & Performance Constraints

Place and Route (PAR)


- Map primitives to specific locations inside FPGA with reference to area & performance constraints
- Specify routing resources to use

... PTO ...




PLD/FPGA DEVELOPMENT FLOW (CONT)

Place and Route (PAR)



Timing Analysis

- Verify performance specifications
- Static timing analysis



Gate Level Simulation (GLS)

- Timing simulation
- Verify design will work on target platform



Program and test on hardware

- Generate bit file
- Program target device
- Activate the system

PLD/FPGA DEVELOPMENT FLOW (CONT)

Where is the most time spent?

Every development project is different


But in my own experience, most of the time is probably spent ...



Engineer's time



PC's time



Design and RTL Coding

- Behavioral/Structural Description of Design
- Writing HDL, deciding i/o, formulating tests

Timing Analysis

- Verify performance specifications
- Static timing analysis





Figure 10 - Xilinx XC4000 Configurable Logic Block (CLB).

Place and Route (PAR)

- Map primitives inside FPGA
- Specify routing resources used





Little glimpse of FPGAs

That's all for now...