$\rm EEE3095/6S~Term~3~Quiz$

30 August 2023

Duration: 45 minutes	Total: 50 marks
Empl ID:	

Instructions:

- This is a closed-book test.
- There is only one part to this test.
- You must use a pen to complete the test pencil will only be marked for drawings. Values indicated on drawings must be written in pen. Please show all of your working clearly method and approach matter.
- Keep all your answers within the allocated blocks; anything outside of these blocks may not be marked.
- A formula sheet appears at the end of this paper.

Question	Available Marks	Grade
1	10	
2	20	
3	20	
Total:	50	

F	Part	Α
		$\overline{}$

	Question:	1	2	3	Total
Empl ID:	Points:	10	20	20	50
	Score:				

a. If a Serial Peripheral Interface (SPI) protocol is configured to operate in SPI Mode 2, the logic	
level of the clock signal is:	
○ high while idling	
○ low while idling○ always high	
○ always fight○ always alternating	
b. The 32-bit value 0x13A04B71 needs to be stored in memory; if using Big Endian, which value	
would be stored at the smallest memory address?	
○ 0b01110001	
○ 0b00100001 ○ 01 00010011	
○ 0b00010011○ 0b00010111	
c. How would a dynamic, asynchronous real-time system function?	
Predictable task arrival with periodic execution	
Predictable task arrival with aperiodic execution	
 Unpredictable task arrival with periodic execution 	
○ Unpredictable task arrival with aperiodic execution	
d. An execution environment can have more than one runtime environment. True or false?	
○ True	
O False	
e. An Application Binary Interface (ABI) is said to be at "source-code level" and relates to the	
interface between different software components. True or false?	
\bigcirc True	
○ False	

a. Define the	terms RISC and CISC and explain the main defined the main defined as the second se	ifference between them.
o. Two well-k (LUR). Br tion.	known optimisation strategies are Small Function iefly describe each of these with at least one adva	In-lining (SFI) and Loop Unrolling ntage associated with the optimisa-
	RM Assembly code with C code requires the us	
Interface (questions:	ABI), and this defines the calling convention for o	our functions. Answer the following
-	is the difference between an ABI and an API (Ap	pplication Programming Interface)?

(iii) List two reasons why a programmer may want to combine ARM Assembly and C code.

Page 2 of 7

(2)

(7)

d.	Give	n the follow	wing ARM As le? Briefly ex	ssembly code, w	hat would be the ing.	base-10 value in	ı register ı	c0 after
	mov add asr	r0, #16 r1, 0b1000 r0, r0, r r0, #2 r0, #1						
		r1, r0, r ¹ r0, 0x11	1					

(2)

(2)

(2)

(2)


Question 3: Embedded Communications [20 marks]

a.	The 7-bit data word 0b1010111 is to be transmitted with a parity bit appended; what would be the final 8-bit data word that is transmitted in both odd- and even-parity systems?	(2)

b. SPI uses a Slave Select line to initiate communication with a specific slave device, whereas I2C (Inter-Integrated Circuit) uses a different means of selecting the slave device with which the master communicates. Explain how this is done, and describe what would happen if an error occurs during this slave selection process.



c. RS-485 uses a "twisted cable" configuration; what is the purpose of this?



- d. The following questions relate to the SPI communication protocol.
 - (i) Figure 1 shows the basic structure of the SPI protocol's interface. Provide names for the four missing labels.




Figure 1: SPI interface with missing labels

(ii) SPI is said to be a full-duplex protocol. Explain what this means and make reference to Figure 1 in your answer.

Page 4 of 7

I Modes are dependent on set wo terms.	the Clock Phase (C	CPHA) and Cloo	ck Polarity (CPC	OL).
ne above, draw a basic SPI Modes; you only need to			differences betw	veen
gram to illustrate how we er device using SPI.	could connect three	ee independe n	nt slave devices	to a

END OF TEST

Appendix B: ARM Assembly Language Cheatsheet

```
Memory access instructions
 LDR Rd, [Rn]
                          ; load 32-bit number at [Rn] to Rd
                        ; load 32-bit number at [Rn+off] to Rd
 LDR Rd, [Rn,#off]
STR Rt, [Rn] ; store 32-bit Rt to [Rn]

STR Rt, [Rn,#off] ; store 32-bit Rt to [Rn+off]
 PUSH {Rt}
                         ; push 32-bit Rt onto stack
 POP {Rd}
                          ; pop 32-bit number from stack into Rd
MOV{S} Rd, <op2> ; set Rd equal to op2
MOV Rd, #im16 ; set Rd equal to im16, im16 is 0 to 65535
MVN{S} Rd, <op2> ; set Rd equal to -op2
Branch instructions
; branch to label Always
B label
                         ; branch if Z==1 or N!=V Less than or equal, signed \leq
                         ; branch indirect to location specified by Rm
                        ; branch to subroutine at label
BL label
BLX Rm
                          ; branch to subroutine indirect specified by Rm
Logical instructions
AND{S} {Rd,} Rn, <p2>; Rd=Rn&op2 (op2 is 32 bits)
 ORR{S} {Rd,} Rn, <op2>; Rd=Rn|op2 (op2 is 32 bits)
EOR{S} {Rd,} Rn, <op2>; Rd=Rn^op2 (op2 is 32 bits)
BIC{S} \{Rd,\} Rn, \langle op2 \rangle; Rd=Rn&(\sim op2) (op2 is 32 bits)
ORN{S} {Rd,} Rn, <op2>; Rd=Rn|(\sim op2) (op2 is 32 bits)
LSR{S} Rd, Rm, Rs ; logical shift right Rd=Rm>>Rs (unsigned)
LSR{S} Rd, Rm, #n
                         ; logical shift right Rd=Rm>>n (unsigned)
ASR{S} Rd, Rm, Rs
                         ; arithmetic shift right Rd=Rm>>Rs (signed)
ASR{S} Rd, Rm, #n ; arithmetic shift right Rd=Rm>>n (signed) LSL{S} Rd, Rm, Rs ; shift left Rd=Rm<<Rs (signed, unsigned) LSL{S} Rd, Rm, #n ; shift left Rd=Rm<<n (signed, unsigned)
Arithmetic instructions
ADD\{S\} \{Rd_i\} Rn_i \langle op2 \rangle ; Rd = Rn + op2
ADD\{S\} \{Rd,\} Rn, \#im12; Rd = Rn + im12, im12 is 0 to 4095
SUB{S} {Rd,} Rn, <op2> ; Rd = Rn - op2
SUB{S} {Rd,} Rn, \#im12; Rd = Rn - im12, im12 is 0 to 4095
RSB{S} {Rd,} Rn, <op2> ; Rd = op2 - Rn
RSB{S} {Rd,} Rn, #im12 ; Rd = im12 - Rn
                           ; Rn - op2 sets the NZVC bits
 CMP Rn, <op2>
```

Notes

Ra Rd Rm Rn Rt represent 32-bit registers value any 32-bit value: signed, unsigned, or address {S} if S is present, instruction will set condition codes #im12 any value from 0 to 4095 #im16 any value from 0 to 65535 {Rd,} if Rd is present Rd is destination, otherwise Rn #n any value from 0 to 31 #off any value from -255 to 4095 label any address within the ROM of the microcontroller op2 the value generated by <op2>