# **EEE3096F Verilog Cheat sheet**

(for C programmers)

### Numbers and constants

Example: 4-bit constant 10 in binary, hex and in

decimal: 4'b1010 == 4'ha == 4'd10

(numbers are unsigned by default)

Concatenation of bits using {}

 $4'b1011 == \{2'b10, 2'b11\}$ 

Constants are declared using parameter:

parameter myparam = 51

# **Operators**

<u>Arithmetic:</u> and (+), subtract (-), multiply (\*), divide (/) and modulus (%) all provided.

Shift: left (<<), shift right (>>)

<u>Relational ops:</u> equal (==), not-equal (!=), less-than (<), less-than or equal (<=), greater-than (>), greater-than or equal (>=).

<u>Bitwise ops:</u> and ( & ), or ( | ), xor ( ^ ), not ( ~ )

<u>Logical operators:</u> and (&&) or (||) not (!) note that these work as in C, e.g. (2 && 1) == 1

Bit reduction operators: [n] n=bit to extract

Conditional operator: ? to multiplex result

Example: (a==1)? funcif1: funcif0

The above (if *a* is a single bit) is equivalent to:

((a==1) && funcif1)

 $\| ((a!=1) \&\& funcif0) \|$ 

# Registers and wires

Declaring a 4 bit wire with index starting at 0:

wire [3:0] w;

Declaring an 8 bit register:

reg [7:0] r;

Declaring a 32 element memory 8 bits wide:

reg [7:0] mem [0:31]

Bit extract example:

r[5:2] returns 4 bits between pos 2 to 5 inclusive

### **Assignment**

Assignment to wires uses the assign primitive outside an always block, e.g.:

assign mywire = a & b

Registers are assigned to inside an always block which specifies where the clock comes from, e.g.:

always@(posedge myclock)

```
cnt = cnt + 1:
```

# Blocking vs. unblocking assignment <= vs. =

The <= assignment operator is non-blocking (i.e. if use in an always@(posedge) it will be performed on every positive edge. If you have many non-blocking assignments they will all updated in parallel. The <= operator must be used inside an always block – you can't use it in an assign statement.

The blocking assignment operator = can be used in either an assign block or an always block. But it causes assignments to be performed in sequential order. This tends to result in slower circuits, so avoid using it (especially for synthesized circuits) unless you have to.

#### Case and if statements

Case and if statements are used inside an always block to conditionally update state. e.g.:

```
always @(posedge clock)

if (add1 && add2) r <= r+3;

else if (add2) r <= r+2;

else if(add1) r <= r+1;
```

Note that we don't need to specify what happens when add1 and add2 are both false since the default behavior is that r will not be updated. Equivalent function using a case statement:

```
always @(posedge clock)
case({add2,add1})
2'b11 : r <= r+3;
2'b10 : r <= r+2;
2'b01 : r <= r+1;
default: r <= r;
endcase
```

#### Module declarations

Modules pass inputs, outputs as wires by default.

```
module ModName (
output reg [3:0] result, // register output input [1:0] bitsin, input clk );
... code ...
endmodule
```