



Tamajeet Biswas

Bachelor of Technology
in Electrical Engineering
Indian Institute Of Technology, Ropar

Phone: +91-8169665661

Email: biswastamajeet8@gmail.com

Email (IITRPR): 2023eeb1247@iitrpr.ac.in

Location: Ropar, Punjab, India

GitHub: github.com/Tamajeet7

LinkedIn: linkedin.com/in/tamajeet-biswas-413029369

EDUCATION

Degree	Institute/Board	CGPA/Percentage	Year
Bachelor of Technology	Indian Institute of Technology, Ropar	7.11 (Till 6th Sem)	2023-PRESENT
Senior Secondary	Central Board of Secondary Education	91%	2022
Secondary	Central Board of Secondary Education	95.6%	2020

TECHNICAL SKILLS

- **Programming & Scripting Languages:** Verilog (HDL), VHDL, Python, C, C++, Arduino IDE
- **Hardware & Microcontrollers:** Arduino UNO (ATmega328P), ESP32, ESP8266 (Wi-Fi SoCs), Mimas A7 Mini FPGA Board
- **Tools, Frameworks & Libraries:** Visual Studio Code (VS Code), Xilinx Vivado, ModelSim, GTKWave, Icarus Verilog, Firebase
- **Design & Simulation Tools:** Blender, TinkerCAD, Canva

EXPERIENCE

- **Apsis Solutions** June 2025
VLSI Intern Remote
 - Executed 3 RTL design projects in Verilog/VHDL using Xilinx Vivado & ModelSim for FPGA prototyping and simulation.
 - **Traffic Light Control System (Mimas A7 Mini)** Github : github.com/Tamajeet7/Traffic-light-control
Real-time traffic light controller using FSMs in VHDL; validated on FPGA hardware (Mimas A7 Mini).
 - **FSM Sequence Detector (Verilog)** Github : github.com/Tamajeet7/Sequence-Detector
Designed Mealy and Moore FSMs for sequence detection; verified accuracy with ModelSim.
 - **16-bit RISC Processor (Verilog)** Github : github.com/Tamajeet7/16-Bit-RISC-Processor
Implemented 16-bit processor with ALU, register file, and control unit; validated with modular testbenches.

PROJECTS

- **MIPS32 Processor Using Pipelining** Jan 2025
Verilog Course under Dr. Indranil Sengupta Github : github.com/Tamajeet7/MIPS32-Processor-Pipeline
 - Implemented a high-performance MIPS32 processor in Verilog using a 5-stage pipelined architecture with instruction fetch, decode, execute, memory access, and write-back stages. Supported arithmetic, branching, load/store, and halt operations.
 - Performed extensive verification using custom test cases to ensure instruction accuracy, hazard detection/forwarding, and pipeline efficiency. Validated design through simulation and waveform analysis.
- **Smart Parking System (IoT + Firebase)** April-May 2025
Team Project | Role: ESP & Firebase Developer Github : github.com/Tamajeet7/Smart-Parking-System
 - Developed an IoT-based smart parking system using ESP8266 microcontrollers for real-time slot detection, gate automation, and hardware control.
 - Integrated IR sensors, servo motor, and additional ESP modules to enable LED/buzzer alerts for occupancy status.
 - Implemented Firebase Realtime Database for cloud-based slot management, booking updates, and automated gate control logic, ensuring reliable data synchronization between hardware and mobile interface.

RELEVANT COURSEWORK

- **Electrical Engineering:** Digital Circuits, Digital Logic Design, Basic Electronics, Embedded Systems, Signals and Systems, Circuit Theory, Control Systems, Materials Science for Electrical Engineers, Electromechanics
- **Specialized Courses:** Hardware Modelling Using Verilog (Dr. Indranil Sengupta)
- **Computer Science and Engineering:** Introduction to Computing and Data Structures, Tinkering Lab
- **Mathematics:** Probability and Stochastic Processes, Advanced Calculus, Linear Algebra, Differential Equations

POSITIONS OF RESPONSIBILITY

- **Class Lead,** Pehchaan Ek Safar, IIT Ropar Sept. 2024 – Apr. 2025
- **Social Media Team Member,** Pehchaan Ek Safar, IIT Ropar Sep. 2023 – Present

HONORS & AWARDS

- **Reliance Foundation Undergraduate Scholar,** National-level aptitude test 2024