


1DT301, Computer Technology

- Index registers
- Addressing modes
- Introduction to lab 5



Memory

- A memory location has an address
- An address is composed of 2 bytes (16 bits)
- A location's content has a size of 1 byte (8 bits)

Index Registers

- Refers to a memory location
- Named X, Y and Z
- 16 bits (2 bytes)
 - \rightarrow X \rightarrow r27:r26, Y \rightarrow r29:r28 Z \rightarrow r31:r30
 - > XH:XL, YH;YL, ZH:ZL
 - Compare to the concept of pointers in the Clanguage.

Uses

- Referring to a memory location.
- Accessing data in lists or sequences.
- Some instructions
 - > LD, ST
 - > ADIW, SBIW, MUL

T LOS

Example

```
.equ AMemoryLocation = 0x0060
; Setup so that X refers to AMemoryLocation
ldi XH, HIGH(AMemoryLocation)
ldi XL, LOW(AMemoryLocation)
ld r2, X ; Whatever X refers to load it into r2
st X, r3; Store content of r3 to the memory location X refers to.
```

(Remember this slide when we are talking about pointers in C!)

017

6




ADRESSING MODES

Register Direct, Single Register Rd

Register Direct, Single Register Rd

Figure 1. Direct Single Register Addressing



The operand is contained in register d (Rd).



Register Direct, Single Register Rd:

COM - One's Complement

Description:

This instruction performs a One's Complement of register Rd.

Operation:

(i) Rd ← \$FF - Rd

Syntax:

Operands:

Program Counter:

(i)

COM Rd

 $0 \le d \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:

1001	010d	dddd	0000


Status Register (SREG) and Boolean Formula:

			Н					
11	-	_	_	⇔	0	⇔	\$ 1	

Register Direct, Two Registers Rd and Rr

Register Direct, Two Registers Rd and Rr

Figure 2. Direct Register Addressing, Two Registers



Operands are contained in register r (Rr) and d (Rd). The result is stored in register d (Rd).

9/27/2017

10



Register Direct, Two Registers Rd and Rr:

ADD – Add without Carry

Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr$

Syntax:

Operands:

Program Counter:

(i)

ADD Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:


Status Register (SREG) and Boolean Formula:

		Н			
_	_	⇔	\$ \$	\$ \$	\$

I/O Direct Addressing

I/O Direct

Figure 3. I/O Direct Addressing



9/27/2017

12

I/O Direct Addressing.

OUT – Store Register to I/O Location

Description:

Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers etc.).

Operation:

(i) $I/O(A) \leftarrow Rr$

Syntax:

Operands:

Program Counter:

(i) OUT A,Rr

 $0 \le r \le 31, 0 \le A \le 63$

 $PC \leftarrow PC + 1$

16-bit Opcode:

1011	1AAr	rrrr	AAAA


Status Register (SREG) and Boolean Formula:

1	Т	Н	S	V	N	Z	С
-	_	_	-	-	_	_	_

Direct Data Addressing

Data Direct

Figure 4. Direct Data Addressing



<mark>9/27/2</mark>017

14

Direct Data Addressing:

STS – Store Direct to Data Space

Description:

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i) (k) ← Rr

Syntax:

Operands:

Program Counter:

i) STS k.Rr

 $0 \le r \le 31, 0 \le k \le 65535$

 $PC \leftarrow PC + 2$

32-bit Opcode:

1001	001d	dddd	0000
kkkk	kkkk	kkkk	kkkk


Status Register (SREG) and Boolean Formula:

- 1	Т	Н	S	V	N	Z	С
-	_	_	_	_	_	-	-

Data Indirect with Displacement

Data Indirect with Displacement

Figure 5. Data Indirect with Displacement



Data Indirect with Displacement

ST (STD) – Store Indirect From Register to Data Space using Index Z

Description:

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

(iiii)

STD Z+q, Rr


 $0 \le r \le 31, 0 \le q \le 63$

 $PC \leftarrow PC + 1$

Data Indirect

Data Indirect

Figure 6. Data Indirect Addressing



9/27/2017

18

Data Indirect

ST (STD) – Store Indirect From Register to Data Space using Index Z

Description:

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

Syntax:

Operands:

Program Counter:

(i)

ST Z, Rr


0 < r < 31

PC ← PC + 1

Data Indirect with Pre-decrement

Data Indirect with Pre-decrement

Figure 7. Data Indirect Addressing with Pre-decrement



9/27/2017

20

Data Indirect with Pre-decrement

ST (STD) – Store Indirect From Register to Data Space using Index Z

Description:

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

Syntax:

Operands:

Program Counter:

(iii)

ST -Z. Rr


 $0 \le r \le 31$

PC ← PC + 1

Data Indirect with Post-increment

Data Indirect with Post-increment

Figure 8. Data Indirect Addressing with Post-increment



Data Indirect with Pre-decrement

ST (STD) – Store Indirect From Register to Data Space using Index Z

Description:

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

Syntax:

Operands:

Program Counter:

(ii)

ST Z+, Rr

 $0 \le r \le 31$

 $PC \leftarrow PC + 1$

TYON

Example

Copy 10 bytes from

```
.equ SourceMemoryLocation = 0 \times 0060
.equ DestinationMemoryLocation = 0x00100
.def Temp = r1
.def Counter = r16
; Setup so that X refers to SourceMemoryLocation
ldi XH, HIGH(SourceMemoryLocation)
ldi XL, LOW(SourceMemoryLocation)
; Setup so that Y refers to DestinationMemoryLocation
ldi YH, HIGH(DestinationMemoryLocation)
ldi YL, LOW(DestinationMemoryLocation)
ldiCounter, 10; The items to copy
; Copy from X to Y
CopyMemory:
    ld Temp, X+
    st Y+, Temp
    dec Counter
    brne CopyMemory
```

Example (cont.)

	Content	Address		Content	Address
$X \longrightarrow$	12	0060	$Y \longrightarrow$		0100
	34	0061			0101
	11	0062			0102
	24	0063			0103
	100	0064			104


CopyMemory:

ld Temp, X+
st Y+, Temp
dec Counter
brne CopyMemory

Program memory Constant Addressing using the LPM, ELPM and SPM Instructions.

Program Memory Constant Addressing using the LPM, ELPM, and SPM Instructions

Figure 9. Program Memory Constant Addressing



9/27/2017

26

Program memory Constant Addressing using the LPM, ELPM and SPM Instructions.

LPM – Load Program Memory

Description:

Loads one byte pointed to by the Z-register into the destination register Rd. This instruction features a 100% space effective constant initialization or constant data fetch. The Program memory is organized in 16-bit words while the Z-pointer is a byte address. Thus, the least significant bit of the Z-pointer selects either low byte ($Z_{LSB} = 0$) or high byte ($Z_{LSB} = 1$). This instruction can address the first 64K bytes (32K words) of Program memory. The Z-pointer Register can either be left unchanged by the operation, or it can be incremented. The incrementation does not apply to the RAMPZ Register.

Devices with Self-Programming capability can use the LPM instruction to read the Fuse and Lock bit values. Refer to the device documentation for a detailed description.

Not all variants of the LPM instruction are available in all devices. Refer to the device specific instruction set summary. The LPM instruction is not implemented at all in the AT90S1200 device.

The result of these combinations is undefined:


		L O	200	
		1.00		
17	n	-	-	
	ы		۱۱,	
		m		į.
		-		

	Syntax:	Operands:	Program Counter:
(i)	LPM	None, R0 implied	PC ← PC + 1
(ii)	LPM Rd, Z	0 ≤ d ≤ 31	PC ← PC + 1
(iii)	LPM Rd, Z+	$0 \le d \le 31$	PC ← PC + 1

Program memory with Post-increment using the LPM Z+ and ELPM Z+ Instruction.

Program Memory with Post-increment using the LPM Z+ and ELPM Z+ Instruction

Figure 10. Program Memory Addressing with Post-increment



Syntax:

LPM

(ii) LPM Rd, Z

(iii)

(i)

LPM Rd, Z+

Operands:

None, R0 implied

 $0 \le d \le 31$


 $0 \le d \le 31$

Program Counter:

 $PC \leftarrow PC + 1$


PC ← PC + 1


PC ← PC + 1



9/27/2017

29









Task 1: Write a program that displays a character on the display.

Write a program in Assembly that displays the character %. Look in the data sheet how to initiate the display. The data sheet you'll find on MyMoodle. The display will be connected as in the figure above. 4-bit-mode should be used, since only RS, E, D7, D6, D5 and D4 are connected to I/O-pins on the STK500 or STK600.

(The program lab5_init_display.asm gives you a good start...)



Task 2: Electronic bingo machine.

You should create an electronic bingo generator. The generator should create random numbers between 1 and 75. The numbers should be displayed on the display. Clear the display before a new value is displayed. Use interrupt and a pushbutton for the input.



Task 3: Serial communication and display.

Use program modules from lab 4 and write a program that receives a character on the serial port and displays each character on the display.



Task 4: Modify the program in task 3.

Modify the program in task 3 so 4 lines of text can be displayed. Each textline should be displayed during 5 seconds, after that the text on line 1 should be moved to line 2 and so on. The text should be entered from the terminal program, via the serial port.



JHD202A SERIES

CHARACTERISTICS:

DISPLAY CONTENT: 20 CHAR x 2ROW

CHAR. DOTS: 5 x 8
DRIVING MODE: 1/16D
AVAILABLE TYPES:


TN, STN(YELLOW GREEN, GREY, B/W) REFLECTIVE, WITH EL OR LED BACKLIGHT EL/100 VAC, 400 HZ

LED/4.2VDC

PARAMETER (V₁₀=5. 0V ± 10%, V₁₀=0V, T₁₀=25 °C)

Parameter		Testing	Star	Standard Values		
	Symbol	Criteria	Min.	Typ.	Max	Unit
Supply voltage	V _{DD} -V	-	4.5	5.0	5.5	V
	SS					
Input high voltage	VIH	-	2.2	-	V _{DD}	V
Input low voltage	VIL	-	-0.3	-	0.6	V
Output high voltage	Von	-Iон=02mA	2.4	-	-	V
Output low voltage	Vol	Iot=1.2mA	-	-	0.4	V
Operating voltage	IDD	V _{DD} =5.0V	-	1.8	3.0	mА

APPLICATION CIRCUIT




DIMENSIONS/DISPLAY CONTENT

27/2017 35



LCD MOUDULE SPECIFICATION	DATE	21/10/06
FOR APPROVAL	VER.	1.0
JHD202C	PAGE	10

12. INITIALIZATION SEQUENCE




GDM1602A, Interface Pin Description

Pin	Symbol	External	Function						
no.	Symbol	connection	Tanotion						
1	Vss		Signal ground for LCM (GND)						
2	V_{DD}	Power supply	Power supply for logic for LCM						
3	V ₀		Contrast adjust						
4	RS	MPU	Register select signal						
5	R/W	MPU Read/write select signal							
6	Е	MPU	Operation (data read/write) enable signal						
			Four low order bi-directional three-state data bus lines.						
7~10	DB0~DB3	MPU	Used for data transfer between the MPU and the LCM.						
			These four are not used during 4-bit operation.						
11~14	DB4~DB7	MPU	Four high order bi-directional three-state data bus lines.						
11~14	DB4~DB1	IVIFO	Used for data transfer between the MPU						
15	LED+	LED BKL power	Power supply for BKL						
16	LED-	supply	Power supply for BKL (GND)						


Block diagram

Block diagram




Physical dimension

Outline dimension



Write mode timing diagram



RS – Instruction/Data Register Selection.

RS = 0: Instruction Register, RS =1: Data Register

E = Enable Signal



Instruction table

				Ins	tructi	ion co	ode					Execution	
Instruction	RS	R/W	DB:	DB(DB 5	DB4	DB	DB:	DB 1	DB(Description	time (fosc= 270 KHZ	
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRA and set DDRAM address to "00H" from AC	1.53ms	
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" From AC and return cursor to Its original position if shifted. The contents of DDRAM are not changed.	1.53ms	
Entry mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction And blinking of entire display	39us	
Display ON/ OFF control	0	0	0	0	0	0	1	D	С	В	Set display (D), cursor (C), and Blinking of cursor (B) on/off Control bit.		
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display Shift control bit, and the Direction, without changing of DDRAM data.	39us	
Function set	0	0	0	0	1	DL	N	F	1	-	Set interface data length (DL: 8-Bit/4-bit), numbers of display Line (N: =2-line/1-line) and, Display font type (F: 5x11/5x8)	39us	

Instruction table

<u> </u>		1										
Function set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL: 8- Bit/4-bit), numbers of display Line (N: =2-line/1-line) and,	39us
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Display font type (F: 5x11/5x8) Set CGRAM address in address Counter.	39us
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address Counter.	39us
Read busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal Operation or not can be known By reading BF. The contents of Address counter can also be read.	0us
Write data to Address	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43us
Read data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43us



Wikipedia:

Instruction set [edit]

The HD44780 instruction set is shown below:[3]

HD44780U based instruction set

In admiradia m					Co	de					Decariation	Execution time (max)
Instruction	RS	R/W	W B7 B6 B5 B4 B3 B2 B1 B0		В0	- Description	(when f _{cp} = 270 kHz)					
Clear display	0	0	0	0	0	0	0	0	0	1	Clears display and returns cursor to the home position (address 0).	1.52 ms
Cursor home	0	0	0	0	0	0	0	0	1	*	Returns cursor to home position. Also returns display being shifted to the original position. DDRAM content remains unchanged.	1.52 ms
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction (I/D); specifies to shift the display (S). These operations are performed during data read/write.	37 µs
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets on/off of all display (D), cursor on/off (C), and blink of cursor position character (B).	37 µs
Cursor/display shift	0	0	0	0	0	1	S/C	R/L	*	*	Sets cursor-move or display-shift (S/C), shift direction (R/L). DDRAM content remains unchanged.	37 µs
Function set	0	0	0	0	1	DL	N	F	*	*	Sets interface data length (DL), number of display line (N), and character font (F).	37 µs
Set CGRAM address	0	0	0	1		С	GRAM	addre	SS		Sets the CGRAM address. CGRAM data are sent and received after this setting.	37 µs
Set DDRAM address	0	0	1			DDR	AM ad	Idress			Sets the DDRAM address. DDRAM data are sent and received after this setting.	37 µs
Read busy flag & address counter	0	1	BF CGRAM/DDRAM address				M addı	ess		Reads busy flag (BF) indicating internal operation being performed and reads CGRAM or DDRAM address counter contents (depending on previous instruction).	0 µs	
Write CGRAM or DDRAM	1	0	Write Data							Write data to CGRAM or DDRAM.	37 µs	
Read from CG/DDRAM	1	1	1 Read Data								Read data from CGRAM or DDRAM.	37 μs

Instruction bit names -

I/D - 0 = decrement cursor position, 1 = increment cursor position; S - 0 = no display shift, 1 = display shift; D - 0 = display on; C - 0 = cursor off, 1 = cursor on; B - 0 = cursor blink off, 1 = cursor blink off, 1 = cursor blink off, 2 = cursor blink



Write data to display

10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set

