

Lecture #4,



- Switching between programs
- Random number generator
- Calling subroutines with arguments
- Using Register Pairs
- Masking bits




# Reading:

- http://www.avr-asm-tutorial.net/avr\_en/
- http://www.avrbeginners.net/



# Subroutine call, example.















- The stack is an area of SRAM that grows downward from a fixed reference point
  - Special instructions and I/O register support stack access
    - RET, CALL, PUSH, POP, ...
    - SP (Stack Pointer)
  - The stack requires initialization
    - Set SP to an appropriate address (empty stack)
  - The stack is managed by application and is used by the processor interrupt system




# Initiate the Stack Pointer, SP

- Typically, the stack starts at the highest SRAM address and grows downward through memory
- SP points to the next available byte of stack storage (top of stack after a push)
- Initialization:
  - Idi R16, high(RAMEND)
  - out SPH, R16
  - Idi R16, low(RAMEND)
  - out SPL, R16
- RAMEND = highest address in RAM










# Subroutine call, example.




# **PUSH and POP**

- push Rr
- Register data copied to byte at address in SP
- SP is decremented

- pop Rd
- SP is incremented
- Byte at address in SP is copied to Rd


# **PUSH**



Register Content					
R3	7F				
R4	00				
R5	A2				
R6	77				



# POP



pop R4

SP:45C

Top of stack

Register Content					
R3	7F				
R4	00				
R5	A2				
R6	77				

# Stack Usage

- Temporary storage of information
- Storage of return addresses for procedure calls and interrupts
- Storage for local variables during execution of a procedure



# **Temporary Storage**

push R16 ;save register

ldi R16, \$FF ;use register

out PORTB, R16

pop R16 ;restore register

### RCALL - Relative Call to Subroutine

### Description:

Relative call to an address within PC - 2K + 1 and PC + 2K (words). The return address (the instruction after the RCALL) is stored onto the Stack. (See also CALL). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. The Stack Pointer uses a post-decrement scheme during RCALL.

### Operation:

- (i) PC ← PC + k + 1 Devices with 16 bits PC, 128K bytes Program memory maximum.
- (ii) PC ← PC + k + 1 Devices with 22 bits PC, 8M bytes Program memory maximum.

Syntax: Operands:

(i) RCALL k  $-2K \le k < 2K$ 

(ii) RCALL k  $-2K \le k < 2K$ 

Program Counter:

 $PC \leftarrow PC + k + 1$ 

Stack:

 $STACK \leftarrow PC + 1$ 

SP ← SP - 2 (2 bytes, 16 bits)

 $PC \leftarrow PC + k + 1$ 

 $STACK \leftarrow PC + 1$ 

 $SP \leftarrow SP - 3$  (3 bytes, 22 bits)

### 16-bit Opcode:

1101	kkkk	kkkk	kkkk

### Status Register (SREG) and Boolean Formula:

- 1	T	Н	S	V	N	Z	С
_	_	_	_	-	_	-	_

### Example:

rcall routine ; Call subroutine

٠.

routine: push r14

; Save r14 on the Stack

. . .

## **RET – Return from Subroutine**

### **Description:**

Returns from subroutine. The return address is loaded from the STACK. The Stack Pointer uses a pre-increment scheme during RET.

### Operation.

- (i) ← PC(15:0) ← STACK Devices with 16 bits PC, 128K bytes Program memory maximum.
- (ii) PC(21:0) ← STACKDevices with 22 bits PC, 8M bytes Program memory maximum.

	Sylitax.	Operanus.	Program Counter.	Stack.
(i)	RET	None	See Operation	SP←SP + 2, (2bytes,16 bits)
(ii)	RET	None	See Operation	SP←SP + 3, (3bytes,22 bits)

Stack:

16-bit Opcode:

Syntax


١.				
	1001	0101	0000	1000

## Status Register (SREG) and Boolean Formula:

	Т	Н	S	V	N	Z	С
-	_	_	_	_	_	_	_

Operande:

### Example:



# PUSH – Push Register on Stack

### **Description:**

(i)

This instruction stores the contents of register Rr on the STACK. The Stack Pointer is post-decremented by 1 after the PUSH.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

STACK ← Rr

Syntax:

Operands:

(i) PUSH Rr

 $0 \le r \le 31$ 

Program Counter.

PC ← PC + 1

Stack:

 $SP \leftarrow SP -$ 

### 16-bit Opcode:

1001	001d	dddd	1111

### Status Register (SREG) and Boolean Formula:

1	T	Н	S	V	N	Z	С	
-	_	_	_	_	_	_	-	

### Example:

call routine; Call subroutine routine: push r14 ; Save r14 on the Stack ; Save r13 on the Stack r13 push r13 ; Restore r13 pop r14 ; Restore r14 pop ; Return from subroutine ret

Manalan 4 (0 laster)

# POP – Pop Register from Stack

### **Description:**

This instruction loads register Rd with a byte from the STACK. The Stack Pointer is pre-incremented by 1 before the POP. This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i)  $Rd \leftarrow STACK$ 

Syntax:

Operands:

POP Rd  $0 \le d \le 31$ 

Program Counter: PC ← PC + 1 Stack:

 $SP \leftarrow SP + 1$ 

16-bit Opcode:

1001	000d	dddd	1111
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
-	_	_	_	_	_	_	_

### **■** Example:

(i)

routine ; Call subroutine call routine: ; Save r14 on the Stack push r14 ; Save r13 on the Stack push r13 ; Restore r13 r13 pop r14 ; Restore r14 pop ; Return from subroutine ret

Words: 1 (2 bytes)

# Instruction Set Nomenclature

# Status Register (SREG)

SREG: Status Register

C: Carry Flag

Z: Zero Flag

N: Negative Flag

V: Two's complement overflow indicator

S: N ⊕ V, For signed tests

H: Half Carry Flag

T: Transfer bit used by BLD and BST instructions

I: Global Interrupt Enable/Disable Flag

## Registers and Operands

Rd: Destination (and source) register in the Register File

Rr: Source register in the Register File

R: Result after instruction is executed

K: Constant data

k: Constant address

b: Bit in the Register File or I/O Register (3-bit)

s: Bit in the Status Register (3-bit)

X,Y,Z: Indirect Address Register

(X=R27:R26, Y=R29:R28 and Z=R31:R30)

A: I/O location address

Displacement for direct addressing (6-bit)



# 8-bit **AVR**® Instruction Set



# LDI – Load Immediate

### Description:

Loads an 8 bit constant directly to register 16 to 31.

### Operation:

(i) Rd ← K

Syntax: Operands:

**Program Counter:** 

(i) LDI Rd,K  $16 \le d \le 31, 0 \le K \le 255$ 

PC ← PC + 1

### 16-bit Opcode:

1110	KKKK	dddd	KKKK

### Status Register (SREG) and Boolean Formula:

T	Т	Н	S	V	N	Z	С
-	_	-	-	-	-	-	-

### Example:

Words: 1 (2 bytes)

Cycles: 1

# ADD - Add without Carry

### Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

### Operation:

(i)  $Rd \leftarrow Rd + Rr$ 

Syntax: (

Operands: Program Counter:

) ADD Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$ 

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

0000	11rd	dddd	rrrr

### Status Register (SREG) and Boolean Formula:

	T	н	S	V	N	Z	С	
-	_	⇔	⇔	⇔	⇔	⇔	⇔	

H. Rd3•Rr3+Rr3•R3+R3•Rd3

Set if there was a carry from bit 3; cleared otherwise

- S: N ⊕ V, For signed tests.
- V: Rd7•Rr7•<del>R7</del>+<del>Rd7</del>•<del>Rr7</del>•R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0

Set if the result is \$00; cleared otherwise.

C: Rd7 •Rr7 +Rr7 •R7+ R7 •Rd7

Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.



## ADC – Add with Carry

### Description:

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd + Rr + C$ 

Syntax:

Operands:

**Program Counter:** 

(i) ADC Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$ 

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

|--|

### Status Register (SREG) Boolean Formula:

T	T	н	s	٧	N	Z	С
_	_	⇔	⇔	⇔	⇔	⇔	⇔

- H: Rd3•Rr3+Rr3•R3+R3•Rd3
  - Set if there was a carry from bit 3; cleared otherwise
- S:  $N \oplus V$ , For signed tests.
- V: Rd7•Rr7•R7+Rd7•Rr7•R7
  - Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7
  - Set if MSB of the result is set; cleared otherwise.
- Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0
  - Set if the result is \$00; cleared otherwise.
- C: Rd7•Rr7+Rr7•R7+R7•Rd7
  - Set if there was carry from the MSB of the result; cleared otherwise.

# Addition, register pair

# Example:


```
; Add R1:R0 to R3:R2
```


add r2,r0 ; Add low byte


adc r3,r1 ; Add with carry high byte


Words: 1 (2 bytes)


Cycles: 1











## AND – Logical AND

### Description:

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:

(i) Rd ← Rd • Rr

Syntax:

Operands:

**Program Counter:** 

i) AND Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$ 

 $PC \leftarrow PC + 1$ 

16-bit Opcode:

0010	00rd	dddd	rrrr

### Status Register (SREG) and Boolean Formula:

I	Т	Н	s	V	N	Z	С
-	_	_	⇔	0	⇔	<b>\$</b>	-

S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5 •R4 •R3• R2 •R1 •R0

Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.





### Description:

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

### Operation:

(i) Rd ← Rd • K

Syntax:

Operands:

Program Counter:

(i) ANDI Rd,K

 $16 \le d \le 31, 0 \le K \le 255$ 

PC ← PC + 1

### 16-bit Opcode:

0111	KKKK	dddd	KKKK

### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
-	_	_	⇔	0	⇔	<b>\$</b>	-

S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z:  $\overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$ Set if the result is \$00; cleared otherwise.

cot ii tiio rootit is qoo, cicarca carorwice

R (Result) equals Rd after the operation.





S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6• R5•R4 •R3• R2• R1• R0

Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

### Ежаптріе:

```
andi r17,$0F ; Clear upper nibble of r17
andi r18,$10 ; Isolate bit 4 in r18
andi r19,$AA ; Clear odd bits of r19
```

Words: 1 (2 bytes)

Cycles: 1



# BLD – Bit Load from the T Flag in SREG to a Bit in Register

### Description:

Copies the T Flag in the SREG (Status Register) to bit b in register Rd.

### Operation:

(i)  $Rd(b) \leftarrow T$ 

Syntax:

Operands:

**Program Counter:** 

) BLD Rd,b

 $0 \le d \le 31, \ 0 \le b \le 7$ 

 $PC \leftarrow PC + 1$ 

### 16 bit Opcode:

### Status Register (SREG) and Boolean Formula:

ı	Т	Н	S	V	N	Z	С
_	1	1	-	1	_	1	_


### Example:

; Copy bit

bst r1,2 ; Store bit 2 of r1 in T Flag
bld r0,4 ; Load T Flag into bit 4 of r0

Words: 1 (2 bytes)

Cycles: 1



### Description:

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

### Operation:

(i) If C = 0 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax:

Operands:

Program Counter:

(i) BRCC k

 $-64 \le k \le +63$ 

 $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

### 16-bit Opcode:

1111	01kk	kkkk	k000

### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
_	_	_	_	_	_	_	_

### Example:

add r22,r23 ; Add r23 to r22

brcc nocarry ; Branch if carry cleared

...

nocarry: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false

2 if condition is true



## **BRCS** – Branch if Carry Set

### Description:

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is set. This instratively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC + 64). The parameter k is the offset from PC in two's complement form. (Equivalent to instruction BRBS 0,k).

### Operation:

(i) If C = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax:

Operands:

Program Counter:

(i) BRCS k

 $-64 \le k \le +63$ 

 $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

### 16-bit Opcode:

1111	00kk	kkkk	k000

## Status Register (SREG) and Boolean Formula:

ı	Т	Н	S	V	N	Z	С
_	_	-	-	_	-	-	_

### Example:

cpi r26,\$56 ; Compare r26 with \$56
brcs carry ; Branch if carry set


...

carry: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false

2 if condition is true



#### Description:

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

#### Operation:

(i) If Rd = Rr (Z = 1) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax:

Operands:

**Program Counter:** 

(i) BREQ k

 $-64 \le k \le +63$ 

 $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

### 16-bit Opcode:

1111	00kk	kkkk	k001

### Status Register (SREG) and Boolean Formula:

I	Т	Н	s	V	N	Z	С
_	_	_	_	_	_	_	_

### Example:

cp r1,r0 ; Compare registers r1 and r0
breq equal ; Branch if registers equal

...

equal: nop ; Branch destination (do nothing)



## BRGE – Branch if Greater or Equal (Signed)

### Description:

Conditional relative branch. Tests the Signed Flag (S) and branches relatively to PC if S is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

### Operation:

BRGE k

(i) If  $Rd \ge Rr (N \oplus V = 0)$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax:

Operands:  $-64 \le k \le +63$ 

**Program Counter:** 

 $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

### 16-bit Opcode:

1111	01kk	kkkk	k100

### Status Register (SREG) and Boolean Formula:

- 1	Т	Н	S	V	N	Z	С
_	_	1	1	_	1	_	_

### Example:

(i)

cp r11,r12 ; Compare registers r11 and r12
brge greateq ; Branch if r11 ≥ r12 (signed)

. . .

greateq: nop ; Branch destination (do nothing)

## SBIW - Subtract Immediate from Word

### **Description:**

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operate on the upper four register pairs, and is well suited for operations on the Pointer Registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### Operation:

(i)  $Rd+1:Rd \leftarrow Rd+1:Rd - K$ 

Syntax: Operands:

**Program Counter:** 

(i) SBIW Rd+1:Rd,K  $d \in \{24,26,28,30\}, 0 \le K \le 63$ 

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

1001 0111	KKdd	KKKK
-----------	------	------

### Status Register (SREG) and Boolean Formula:

1	Т	Н	s	V	N	Z	С
-	_	_	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V: Rdh7 •R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

Z:  $\overline{R15} \bullet \overline{R14} \bullet \overline{R13} \bullet \overline{R12} \bullet \overline{R11} \bullet \overline{R10} \bullet \overline{R9} \bullet \overline{R8} \bullet \overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$  Set if the result is \$0000; cleared otherwise.




#### Description:

(i)

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

#### Operation:



Syntax: Operands: ROL Rd

 $0 \le d \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16-bit Opcode: (see ADC Rd,Rd)					
001	11dd	dddd	dddd		

### Status Register (SREG) and Boolean Formula:

- 1	Т	Н	S	V	N	Z	С
-	-	⇔	⇔	⇔	⇔	⇔	⇔

Rd3

S: N ⊕ V, For signed tests.

V: N ⊕ C (For N and C after the shift)

N: R7

Set if MSB of the result is set; cleared otherwise.

R7• R6 •R5• R4• R3 •R2• R1• R0 Z: Set if the result is \$00; cleared otherwise.

Rd7

Set if, before the shift, the MSB of Rd was set; cleared otherwise.






### ROR – Rotate Right through Carry

#### Description:

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.

#### Operation:



Syntax:

Operands:

**Program Counter:** 

(i) ROR Rd

 $0 \le d \le 31$ 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1001	010d	dddd	0111

#### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
-	-	-	⇔	⇔	<b>\$</b>	<b>\$</b>	⇔

S: N ⊕ V, For signed tests.

V: N ⊕ C (For N and C after the shift)

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd0

Set if, before the shift, the LSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.



### LSL – Logical Shift Left

#### Description:

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C Flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

#### Operation:

(i)

(i)



Syntax: Operands: LSL Rd  $0 \le d \le 31$ 

Program Counter: PC ← PC + 1

16-bit Opcode: (see ADD Rd,Rd)

0000 11dd dd	ddd dddd
--------------	----------

### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
-	-	\$	1	\$	\$	1	⇔

H: Rd3

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0
Set if the result is \$00; cleared otherwise.

C: Rd7

Set if, before the shift, the MSB of Rd was set; cleared otherwise.




### LSR – Logical Shift Right

#### Description:

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.

#### Operation:



Syntax: Operands:

Program Counter:  $PC \leftarrow PC + 1$ 

(i) LSR Rd

 $0 \le d \le 31$ 

16-bit Opcode:

#### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
-	-	-	⇔	<b>\$</b>	0	<b>\$</b>	<b>#</b>

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

N: 0

Z:  $\overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$ Set if the result is \$00; cleared otherwise.

C: Rd0 Set if, before the shift, the LSB of Rd was set; cleared otherwise.


R (Result) equals Rd after the operation.

# ASR – Arithmetic Shift Right

### Description:

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.

### Operation:



Syntax: (i) ASR Rd Operands:  $0 \le d \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1001	010d	dddd	0101

#### Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
_	1	_	<b>\$</b>	1	1	⇔	⇔

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5• R4 •R3 •R2• R1• R0
Set if the result is \$00; cleared otherwise.

C: Rd0 Set if, before the shift, the LSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.




# Lab 2, task 1...

## Task 1:


## Switch - Ring counter / Johnson counter

Write a program which switch between Ring counter and Johnson counter. You should not use Interrupt in this lab. The pushbutton must be checked frequently, so there is no delay between the button is pressed and the change between Ring/Johnson. Use SW0 (PA0) for the button. Each time you press the button, the program should change counter.





# Check if switch is pressed.




# Example:

```
sub
    r0,r1 ; Subtract r1 from r0
sbrc r0,7
             ; Skip if bit 7 in r0 cleared
    r0,r1
              ; Only executed if bit 7 in r0 not cleared
sub
              ; Continue (do nothing)
nop
```




# Program structure, example.



# Lab 2, task 2.

# Task 2: Electronic dice

You should create an electronic dice. Think of the LEDs placed as in the picture below. The number 1 to 6 should be generated randomly. You could use the fact that the time you press the button varies in length.






Important:


are equal.

# Example, random generator.





Example, dice.




Und so weiter...



# Lab 2, task 3.


## Task 3: Change counter

Skriv ett program som klarar av att beräkna förändringarna på en strömställare. Som förändring räknar vi när strömställaren SW0 går från 0 till 1 respektive 1 till 0, vi räknar alltså positiva och negativa flanker. Vi räknar förändringarna i en byte variabel och lägger ut dess värde på PORTB. Write a program that is able to calculate the changes on a switch. As a change we expect when the switch SW0 goes from 0 to 1 and from 1 to 0, we expect therefore positive and negative edges. We calculate the changes in a byte variable and puts out its value on PORTB.






# Switch.





# Example, counter.





# Lab 2, task 4.

## Task 4:

## Delay subroutine with variable delay time

Modify the program in task 5 in Lab 1 to a general delay routine that can be called from other programs. It should be named **wait\_milliseconds**. The number of milliseconds should be transferred to register pair R24, R25.



Example, C language:


num\_day = function3(number);

function3() is a routine or function, number is a variable transferred to the subroutine.

The variable *num\_day* will get the return value from the subroutine *function3()*.





# Program structure, example.






(Pictures from Wikipedia)








The term big endian originally comes from Jonathan Swift's satirical novel Gulliver's Travels by way of Danny Cohen in 1980.[1]




BIG ENDIAN - The way people always broke their eggs in the Lilliput land



LITTLE ENDIAN - The way the king then ordered the people to break their eggs

Picture from: http://flickeringtubelight.net/blog/2004/05/big-endian-and-little-endian-storage-schemes-how-to-remember/



### ADIW - Add Immediate to Word

### **Description:**

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

 $Rd+1:Rd \leftarrow Rd+1:Rd + K$ 

Syntax:

Operands:

**Program Counter:** 

(i)

ADIW Rd+1:Rd,K  $d \in \{24,26,28,30\}, 0 \le K \le 63$ 

 $PC \leftarrow PC + 1$ 

16-bit Opcode:

1001	0110	KKdd	KKKK
------	------	------	------

### Status Register (SREG) and Boolean Formula:

1	Т	Н	S	V	N	Z	С
_	1	_	$\Leftrightarrow$	⇔	\$	$\Leftrightarrow$	$\Leftrightarrow$

N ⊕ V, For signed tests.

Rdh7 • R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

R15

Set if MSB of the result is set; cleared otherwise.

R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7 • R6 • R5 • R4 • R3 • R2 •R1 • R0 Set if the result is \$0000; cleared otherwise.

R15 • Rdh7

Set if there was carry from the MSB of the result; cleared otherwise.

### Status Register (SREG) and Boolean Formula:

_		Н					
_	_	_	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V: Rdh7 • R15
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15 Set if MSB of the result is set; cleared otherwise.

Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7 • R6 • R5 • R4 • R3 • R2 •R1 • R0 Set if the result is \$0000; cleared otherwise.

C: R15 • Rdh7
Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

### Example:

```
adiw r25:24,1 ; Add 1 to r25:r24
adiw ZH:ZL,63 ; Add 63 to the Z-pointer(r31:r30)
```

Words: 1 (2 bytes)

Cycles: 2



### SBIW - Subtract Immediate from Word

### **Description:**

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operate on the upper four register pairs, and is well suited for operations on the Pointer Registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### Operation:

(i)  $Rd+1:Rd \leftarrow Rd+1:Rd - K$ 

Syntax: Operands:

Program Counter:

(i) SBIW Rd+1:Rd,K  $d \in \{24,26,28,30\}, 0 \le K \le 63$ 

 $PC \leftarrow PC + 1$ 

### 16-bit Opcode:

1001 0111	KKdd	KKKK
-----------	------	------

### Status Register (SREG) and Boolean Formula:

1	Т	Н	S	V	N	Z	С
_	_	ı	<b>\$</b>	$\Leftrightarrow$	⇔	<b>\$</b>	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V: Rdh7 •R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

Z: R15• R14 •R13 •R12 •R11• R10• R9• R8• R7• R6 •R5• R4• R3 •R2• R1• R0 Set if the result is \$0000; cleared otherwise.

### Status Register (SREG) and Boolean Formula:

١.	I	Т	Н	S	V	N	Z	С	
	-	_	_	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	<b>\$</b>	⇔	

S:  $N \oplus V$ , For signed tests.

V: Rdh7 •R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

Z: R15• R14 •R13 •R12 •R11• R10• R9• R8• R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$0000; cleared otherwise.

C: R15• Rdh7

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

### Example:

sbiw r25:r24,1 ; Subtract 1 from r25:r24
sbiw YH:YL,63 ; Subtract 63 from the Y-pointer(r29:r28)

Words: 1 (2 bytes)

Cycles: 2

