


Interfacing multiple GPIO (Input) in Polling Loop – Code in Assembly and C

The aim of the exercise follows your Lab 3 exercise in two sections LAB3A and LAB3B. This is mainly to dilute this week work as for the first time you will be using labsland remote lab. For this week we will connect 2 GPIO pin as input to NIOS processor in a polling loop.

You need to refer to my Lab Demo video and Lab 3 sheets . (Keep them aside)

Step 1: Complete the QSYS setup to build NIOS computer System

The NIOS Processor system – QSYS setting should be made as below, note down the base addresses ensure you make the same.




Following table shows the details


Devices interfaced with NIOS	No of bits	Direction	Size/Base Address
RAM size	NA	NA	8192 bytes
PIO_1 (8 RED LEDs)	8 bits	Output	Base address 0x3000
PIO_2 (GPIO_SW[1]_Input)	1 bit	Input	Base address 0x3030
PIO_3_(GREEN LED)	1 bit	Output	Base address 0x3020
PIO_4_(GPIO_SW[2]_input)	1 bit	input	Base address 0x3010

ECE3073 – Computer Systems
Lab Exercise No. LAB3A
Monash University Malaysia
Lecturer: A/Prof. N. Ramakrishnan
Date: March 18, 2023

- (i) Paste screen shot of your QYSYS below with timestamp from your PC (2 marks)




- (ii) Paste the “address map” tab screen shot below such that all the address details of the PIO’s are visible. (2 marks)




System Contents	Address Map	Clock Settings	Project Settings	Instance Parameters	System Inspector	HDL Example	Generation
				nios2_qsys_0.data_master		nios2_qsys_0.instruction_master	
nios2_qsys_0.jtag_debug_module	0x2800 - 0x2fff					0x2800 - 0x2fff	
pio_0.s1	0x3000 - 0x300f						
onchip_memory2_0.s1	0x0000 - 0x1fff					0x0000 - 0x1fff	
pio_1.s1	0x3030 - 0x303f						
pio_2.s1	0x3020 - 0x302f						
pio_3.s1	0x3010 - 0x301f						

Date: March 18, 2023



Step 2: Building the schematics of the NIOS system using quartus


- (iii) Now complete the quartus schematic or Verilog code to build the computer system to interface the devices like as shown below



Please note the following pin plan

PIN Number (Label) of DE2-115		Assignment
PIN_Y2		Clock 50 MHz
PIN_Y16		GPIO [5] – Ensure this is HIGH always- you will notice the switch in LabsLand portal is made ON- so no worries
LEDR[0]	PIN_G19	LED 7 to LED 0 (8 RED LEDS of DE2-115)
LEDR[1]	PIN_F19	
LEDR[2]	PIN_E19	
LEDR[3]	PIN_F21	
LEDR[4]	PIN_F18	
LEDR[5]	PIN_E18	
LEDR[6]	PIN_J19	
LEDR[7]	PIN_H19	
PIN_AD21		GPIO[6] which is SW[1] of LabsLand
PIN_E21		Green LED LEDG[0]
PIN_AE16		GPIO [7] which is SW[2] of LabsLand

- (i) Paste screen shot of your schematics showing error free compilation (3 marks)



- (ii) Paste the pinplanner screen shot indicating you made right pin connections exactly to the same PIN Labels as per table/schematics above (2 marks)



Step 3: NIOS assembly code and testing the result in LabsLand portal

Write suitable NIOS assembly code to demonstrate when GPIO_SW[1]_Input is HIGH the 8 RED LEDs goes HIGH (turn ON) , if GPIO_SW[2]_input goes HIGH , GREEN LED goes HIGH (turn ON), and vice versa. Basically SW[1] and SW[2] will be switch to control RED and Green LEDs. To summarize program the condition is explained in table below in assembly.

GPIO_SW[1]	RED LEDs (8 of them)
When GPIO_SW[1] = 0x01	0xFF (all red led lights up)
When GPIO_SW[1] = 0x00	0x00 (all red led lights OFF)

GPIO_SW[2]	GREEN LED
When GPIO_SW[2] = 0x01	0x01 (Green led lights up)
When GPIO_SW[2] = 0x00	0x00 (Green led lights OFF)

To access LabsLand Remote Lab


LAB3A - Interfacing multiple GPIO (Input) in Polling Loop – Code in Assembly and C

REMOTE LABS through LABSLAND!




 [Remote Lab - LabsLand Assembly Programing Link](#)

Click above link one for Assembly another for C (choose assembly for this step)



Then you will see this



Edit your suitable code , ensure the first 3 lines .text to _start is untouched.

```
1 .text
2 .global _start
3 _start:
4     movia r2, 0x2000
5     movia r3, 0xFF
6 loop:
7     stwio r3, 0(r2)
8     br loop
```

THIS IS JUST REPRESENTATION SCREENSHOT
NOT THE REAL CODE!

Click “compile” when done

Then upload to FPGA board


You will then see

This FPGA is hosted at UPNA. [Read more.](#)



Leave now

Altera FPGA Laboratory



Programming the design...

Now complete the following:

- (i) Paste your labsland page with your assembly code screen below (2 marks)

Compiled NIOS II Assembly Code Screenshot in Labsland

```
1 .text
2 .global _start
3 _start:
4 # Declaring and initializing the register with the associated base addresses
5 movia r2, 0x3000 # Declaring the base address of the red leds
6 movia r3, 0x3000 # The base address for SW[1]
7 movia r4, 0x3020 # Address for Green LED
8 movia r5, 0x3000 # Address for SW[2]
9 movia r6, 0xFF # The value to turn on the red led's
10 movia r7, 0x01 # The value to turn on the green led's, act as the comparison for input status
11
12 # Starting of the polling cycle
13 LOOP:
14 ldio r8, 0(r3) # Checking of SW[1]
15 beq r8, r7, RED_LEDS # Go to RED_LEDS loop if SW[1] has a value of 1
16 stio r6, 0(r3) # Otherwise don't turn on led
17
18 # Middle of the polling cycle
19 LOOP_2:
20 ldio r8, 0(r5) # Checking of SW[2]
21 beq r8, r7, GREEN_LEDS # Go to GREEN_LEDS loop if SW[2] has a value of 1
22 stio r6, 0(r4) # Otherwise don't turn on led
23 br LOOP # Branch to LOOP
24
25 # Turning the red led's on
26 RED_LEDS:
27 stio r6, 0(r2) # Stores r6 to the memory location specified(r2) which turns on red leds
28 br LOOP_2 # Branch back to LOOP_2
29
30 # Turning the green led's on
31 GREEN_LEDS:
32 stio r7, 0(r4) # Stores r7 to the memory location specified(r4) which turns on green leds
33 br LOOP # Branch to start of polling cycle
```

Console output:

```
$ nios2-elf-gcc -Wall -c COMPILATION_DIRECTORY/main.s
COMPILATION_DIRECTORY/main.s: Assembler messages:
COMPILATION_DIRECTORY/main.s: Warning: end of file in comment; newline inserted
$ nios2-elf-ld -g --defsym nios2_program_mem=0x0 --defsym nios2_data_mem=0x0 --section-start .exceptions=0x20 --section-start .reset=0x0 -e _start -u _start --script nios_a
[Build succeeded after 0 seconds]
```

Assembly Code

```
.text
.global _start
_start:
# Declaring and Initialising the register with the associated base addresses
    movia r2, 0x3000    # Declaring the base address of the red leds
    movia r3, 0x3030    # The base address for SW[1]
    movia r4, 0x3020    # Address for Green LED
    movia r5, 0x3010    # Address for SW[2]
    movia r6, 0xFF      # The value to turn on the red led's
    movia r7, 0x01      # The value to turn on the green led's, act as the comparsion for input status

# Starting of the polling cycle
LOOP:
    ldwio r8, 0(r3)     # Checking of SW[1]
    beq r8, r7, RED_LEDS # Go to RED_LEDS loop if SW[1] has a value of 1
    stwio r0, 0(r2)     # Otherwise don't turn on led

# Middle of the polling cycle
LOOP_2:
    ldwio r8, 0(r5)     # Checking of SW[2]
    beq r8, r7, GREEN_LEDS # Go to GREEN_LEDS loop if SW[2] has a value of 1
    stwio r0, 0(r4)     # Otherwise don't turn on led
    br LOOP             # Branch to LOOP

# Turning the red led's on
RED_LEDS:
    stwio r6, 0(r2)     # Stores r6 to the memory location specified(r2) which turns on red leds
    br LOOP_2          # Branch back to LOOP_2


# Turning the green led's on
GREEN_LEDS:
    stwio r7, 0(r4)     # Stores r7 to the memory location specified(r4) which turns on green leds
    br LOOP             # Branch to start of polling cycle
```

- (ii) Screen shot showing the RED and Green LED ON with relevant switches in ON position (3 Marks)

When SW [1] = 0 and SW [2] = 0




When SW [1] = 1 and SW [2] = 0 (RED LED ON ONLY)




When SW [1] = 0 and SW [2] = 1 (GREEN LED ON ONLY)

01:36 Leave now Intel FPGA Laboratory



You are using: umich-1-de2_115_s21. Experiencing any problem with this device? Let us know



KEY3 KEY2 KEY1 KEY0

Console

```
$ nios2-download -g executable.elf --cable "USB-Blaster on 127.0.0.1:1314 (7-12)"
```

ENG US 12:32 AM 24/3/2023

When SW [1] = 1 and SW [2] = 1 (BOTH RED LED AND GREEN LED ON)

01:09 Leave now Intel FPGA Laboratory



You are using: umich-1-de2_115_s32. Experiencing any problem with this device? Let us know



KEY3 KEY2 KEY1 KEY0

Console

```
$ nios2-download -g executable.elf --cable "USB-Blaster on 127.0.0.1:1314 (7-12)"
```

ENG US 12:56 AM 24/3/2023

C Code

```
/* Declare volatile pointers to I/O registers. This will ensure that the
resulting code will bypass the cache*/
volatile int * InPort_Key1 = (int *) 0x00003030; // check port address
volatile int * OutPort_GREENLED = (int *) 0x00003020; // check port address
volatile int * InPort_Key2 = (int *) 0x00003010; // check port address
volatile int * OutPort_REDLED = (int *) 0x00003000; // check port address

// Declaring the main function to carry out our operation
int main (void)
{
    // Declaring my switches
    int SW1;
    int SW2;

    // Using a while loop
    while(1)
    {
        // Assigning the variable to the first switch
        SW1 = *(InPort_Key1);


        // Using an if statement to check the first switch
        if (SW1)
        {
            // If switch 1 is on, turn the red leds on
            *(OutPort_REDLED) = 0xFF;
        }
        else
        {
            // else don't turn on the red leds
            *(OutPort_REDLED) = 0x00;
        }

        // Assigning our SW2 variable to the second switch
        SW2 = *(InPort_Key2);


        // Transferring the value to the green led
        *(OutPort_GREENLED) = SW2;
    }
}
```


- (ii) Screen shot showing the RED and Green LED ON with relevant switches in ON position (5 Marks)


When SW [1] = 0 and SW [2] = 0



When SW [1] = 1 and SW [2] = 0 (RED LEDs ON ONLY)




When SW [1] = 0 and SW [2] = 1 (GREEN LED ON ONLY)



The screenshot shows the Intel FPGA Laboratory web interface. At the top, there's a timer at 01:28 and a "Leave now" button. The main heading is "Intel FPGA Laboratory". Below it, there's a photo of the DE2-115 board with the text "Station 6". To the right of the photo is a 4x4 grid of 16 blue buttons labeled 17 through 0, and four circular buttons labeled KEY3, KEY2, KEY1, and KEY0. Below the photo, it says "You are using: umich-1-de2_115_s202. Experiencing any problem with this device? Let us know". At the bottom, there's a "Console" window showing the command: `$ nios2-download -g executable.elf --cable "USB-Blaster on 127.0.0.1:1315 [7-2]"`. The Windows taskbar at the bottom shows the time as 1:06 AM on 24/3/2023.

When SW [1] = 1 and SW [2] = 1 (BOTH RED LED AND GREEN LED ON)



The screenshot shows the Intel FPGA Laboratory web interface. At the top, there's a timer at 01:13 and a "Leave now" button. The main heading is "Intel FPGA Laboratory". Below it, there's a photo of the DE2-115 board with the text "Station 6". To the right of the photo is a 4x4 grid of 16 blue buttons labeled 17 through 0, and four circular buttons labeled KEY3, KEY2, KEY1, and KEY0. Below the photo, it says "You are using: umich-1-de2_115_s202. Experiencing any problem with this device? Let us know". At the bottom, there's a "Console" window showing the command: `$ nios2-download -g executable.elf --cable "USB-Blaster on 127.0.0.1:1315 [7-2]"`. The Windows taskbar at the bottom shows the time as 1:06 AM on 24/3/2023.