

Name: Tanaya Santosh Parab

TE Electronics 60001170055 ESRTOS

SET A (TT-1)

(Q1) (A)

An embedded system is a computing device that does a specific job. Both the hardware & software are optimized for that specific job.

3 main components required to design an embedded system are -

① Firmware (Application specific embedded software).

② Processor


③ Hardware

The specific features that characterize an embedded system -

- ES do very specific job / task, they can't be programmed to do different things.
- ES has limited resources, (memory). They don't have secondary storage devices.
- ES have to work against some deadlines. A specific job has to be completed within a specific time (realtime). Deadlines are stringent & missing one may cause a catastrophe (loss of life or damage to property).
- ES are constrained for power. Through a battery option, low power consumption.
- ES needs to be highly reliable. Can't afford to reset any system.
- Some ES have to operate in extreme environmental conditions (high temp, humidity).
- ES that address the consumer market are very cost-sensitive.
- Choosing the right platform is the most complex task as a wide variety of processors & OS are available for ES.

(B). Layered Architecture of ES

Every ES consists of custom built hardware built around a CPU. This hardware also contains memory chips onto which the SW is loaded, called as 'firmware'. The ES architecture can be represented as a layered architecture. The OS runs above the hardware and the application



FOR EDUCATIONAL USE

software runs above the OS. The same architecture is applicable to any computer (desktop computer). Including some differences, it is not necessary to have OS in every ES (eg: small scale appl's) but for complex appl's, it is advised to have OS.

The 4 categories/ classification of ES are -

- ① Standalone ES - work in standalone mode. They take I/p's process them & produce the desired o/p.  
eg: Digital cameras, oven, AC's, CD players.
- ② Real time Systems - ES in which some specific work has to be done in a specific time period are called realtime systems. Divided into 2 types - Hard → Deadline specific (may lead to catastrophe). Soft → not deadline specific.  
eg: Satellite / Missile Track & Launch (hard).  
CD/DVD player / phone (soft).
- ③ Networked info Appliances - ES that are provided with n/w interfaces & accessed by n/w such as local area n/w or the internet.  
eg: Door webcam connected over internet for security (firmware + HTTP).  
Sensor nodes for agriculture (temp + pH + moisture).
- ④ Mobile devices - Special category of ES. They need to be designed just like the 'conventional' ES. Limitations include - memory constraints, small size, lack of good user interface.

The 7 specialities of ES are explained below -

- ① Reliability : ES should work continuously for hours without break. Many ES are inaccessible & hidden so can't be reset manually. Reset should be automatic and watchdog timer should be built to take care of reset. ES should be able to work in stringent, extreme environmental cond'n's (extr temp, humidity, vibrations, bumps), this ability is called ruggedness.

- (2) Performance : ES have time constraints. Every soft and hard real time system has to adhere to deadlines to avoid catastrophes & delays.
- (3) Power consumption : ES operate on battery and to avoid frequent charging & battery drain, ES needs to have low power consumption. This can be done by reducing the no. of h/w components - also increases reliability.
- (4) cost : Cost is dependant on first, criticality & second, mass production. Wrt criticality of any job, cost may not be an imp factor as to avoid any catastrophe. But on the other hand, if mass production of anything, cost reduction plays a very imp. role and one can save millions.
- (5) Size : Size along with weight are important factors which the designers have to reduce by reducing no. of components. More lesser the size & weight, more is the popularity & usability of ES.
- (6) Limited user interface : ES do not have sophisticated interfaces for i/p & o/p. i/p is through func' keypad / buttons. o/p is displayed on LCDs / LCDS. Developing a user friendly interface with limitation of i/p/o/p devices is a challenging task for developers.
- (7) Software upgradation capability : ES once fitted with SW has to run till its life runs out but there's a procedure where an operator can update the SW with latest trends and fit it again by paying them a fixed amount.

(Q2) (A)

$$\text{No. of units} = s$$

$$\text{Product life} = 2w$$


$$\text{Delay time} = D$$

$$W = 24 \text{ months}$$

$$D = 2 \text{ months}$$

Revenue loss ?

% revenue loss ?



$$\text{Revenue loss} = \frac{1}{2}[3(24) - 2] \quad \% \text{ loss} = \frac{2[3(24) - 2]}{2(24)^2} \times 100$$

$$\text{Revenue loss} = 70 \text{ lacs} \quad \% \text{ loss} = 12.1528\%.$$

$$(B) \text{ cost per unit} = 4 = 118,000/-$$

Units manufactured per month = 2500 units.

$$\text{Units manufactured per year} = 12 \times 2500 = 30,000 \text{ units.} = N.$$

$$\text{Total cost incurred for prod'n unit} = 12,00,000 + 8,00,000$$

$$= 20 \text{ lacs}$$

$$\text{Cost per unit} = \frac{x}{N} + 4 = \frac{20,00,000}{30,000} + 18,000$$

$$\text{Cost per unit} = 200 + 18,000$$

$$\therefore \text{Cost per unit} = 18,066.6667/-$$

(Q3) (A) WiFi 802.11b standard with 802.11a, g standard.

Parameters      802.11b      802.11a      802.11g

① Frequency Band      2.4GHz      5GHz      2.4GHz

② Channel BW      22MHz      20MHz      20MHz

③ Half/full duplex      half      half      half

④ Radio techno.      direct sequence      OFDM      OFDM

⑤ Speed /BW       $\leq 0.44 \frac{\text{bits}}{\text{s} \cdot \text{Hz}}$        $2.7 \frac{\text{bits}}{\text{s} \cdot \text{Hz}}$        $2.7 \frac{\text{bits}}{\text{s} \cdot \text{Hz}}$

⑥ Modulation      QPSK      BPSK      QPSK

⑦ FFC      none      convolution      convolution

⑧ Encryption      AESWPS      WPA      WPA2

⑨ Access protocol.      CSMA/CA      CSMA/CA      CSMA/CA

## (B). Bluetooth.

## (i) Frequency Range &amp; channels.

it has frequency range of 2402 - 2480 MHz. [79 MHz Band]

it has 3 non-overlapping channels with 1MHz carriers.

## (ii) Data Rate

it has a data rate of 1Mbps using 1MHz (nominal) and 720 kbps (user).

## (iii) RF hopping

it has Radio frequency hopping of 1600 times/s which is nothing but 62.5 us/hop.

## (iv) security

it has security provided due to challenge/response authentication as well as 128 bit encryption.

## (v) Output transmitting power.

it is given by -

class 1 - 20 dBm max (0.1W) - 100m

class 2 - 4 dBm (2.5mW)

class 3 - 0 dBm (1mW) - 10m.

Bluetooth 1.1 : IEEE 802.15.1 - 2002

Bluetooth 1.2 : IEEE 802.15.1 - 2005 | Nov 2003 | extended SCO | Higher variable rate retransmission | Adaptive frequency hopping avoids interference

Bluetooth 2.0 : Enhanced data rate | Nov 2004 | 3 Mbps BPSK | video appl. | reduced power due to reduced duty cycle

Bluetooth 2.1 : EDR (July 2007) | secure simple pairing to speed up pairing.

Bluetooth 3.0 : High speed (April 2009) | 24Mbps using WiFi PHY + Bluetooth PHY for low power

Bluetooth 4.0 : (June 2010) low energy | smaller devices | longer battery life | New incompatible PHY | Bluetooth Smart or BLE

Bluetooth 4.1 : 4.0 - core specification amendments (SA) 1, 2, 3, 4.

## (Q4)(A) ARM architecture processor modes

frame format of Program status register.

- There are 7 processor modes -

Modes.

Description

- ① User (usr) normal program execution mode.
- ② FIQ (fig) entered when a high priority (fault) interrupt is raised.
- ③ IRQ (irq) entered when a low priority (normal) interrupt is raised.
- ④ Supervisory (svc) protected mode for OS which entered on interrupt & when s/w interrupt is executed.
- ⑤ Abort (abt.) used to handle memory access violation.
- ⑥ undefined (und) used to handle undefined instructions.
- ⑦ system (sys). runs privileged OS tasks.

The statuses of the registers when these modes are accessed are -

| USR<br>SYS | FIQ       | IRQ       | SVC       | UNDEF     | ABT.      |
|------------|-----------|-----------|-----------|-----------|-----------|
| r0         |           |           |           |           |           |
| r1         | User mode |           |           |           |           |
| r2         |           |           |           |           |           |
| r3         | r0-r7     | User mode | User mode | User mode | User mode |
| r4         | r15       |           |           |           |           |
| r5         | CPSR      | r0-r12    | r0-r12    | r0-r12    | r0-r12    |
| r6         |           | r15       | r15       | r15       | r15       |
| r7         |           | CPSR      | CPSR      | CPSR      | CPSR      |
| r8         | r8        |           |           |           |           |
| r9         | r9        |           |           |           |           |
| r10        | r10       |           |           |           |           |
| r11        | r11       |           |           |           |           |
| r12        | r12       |           |           |           |           |
| r13 SP     | r13 SP    | r13 SP    | r13 SP    | r13 SP    | r13 SP    |
| r14 LR     | r14 LR    | r14 LR    | r14 LR    | r14 LR    | r14 LR    |
| r15 PC     |           |           |           |           |           |


|      |      |      |      |      |      |
|------|------|------|------|------|------|
| CPSR |      |      |      |      |      |
|      | SPSR | SPSR | SPSR | SPSR | CPSR |

frame format of PSRs →

- ARM has 37 registers of 32 bits long each.

These contain 1 program counter, 1 current PSR, 1 saved PSR & 30 general purpose registers.

- The frame format of PSR is given below -



(i) Condition code flags - these flags show the status of the result from ALU. They include - N (negative), Z (zero), C (carry), V (overflow).

N : set if there is negative result from ALU, else, reset.

Z : set if there is zero result from ALU, else, reset.

C : set if carry is generated from ALU, else, reset.

V : set if result of ALU is overflowed, else, reset.

(ii) Interrupt disable bits - these bits show the status of interrupts.

I : for IRQ, if  $I=1$ , disables IRQ mode. Else, enables.

F : for FIQ, if  $F=I$ , disables FIQ mode, Else, enables.

(iii) T bit (Thumb mode) - this bit shows the state of the processor. Either ARM state or thumb state.

$T=0$  ; processor in ARM mode.

$T=1$  ; processor in thumb state.

(iv) Mode bits - these bits show the mode in which processor is working.

10000 - User

10111 - Abort

10001 - FIQ

11011 - undefined

10010 - IRQ

11111 - system

10011 - Supervisor

#### (Q4)(B) Exception Handling using PC, f LR

- When any exception occurs in the ARM processor, the CPU follows the following steps -
- (i) Copies the status of CPSR into SPSR-mode.
- (ii) After copying, sets the required bits in PSR, i.e,
  - it changes from thumb state to ARM state [ $T=0$ ].
  - it changes to related mode [mode bits are altered].
  - it disables FIQ & IRQ [ $I=1, F=1$ ].
- (iii) Stores return to address in the LR-mode, i.e, it stores in the link register.
- (iv) sets the PC (program counter) to vector address obtained by calculating using vector table.
- (v) After execution, it restores CPSR from SPSR-mode.
- (vi) Later, it restores PC (program counter) from LR-mode.

(i) `LDR r0, [r1, #12]`

Contents :  $1000_{16}$ ,  $1004_{16}$ ,  $1008_{16}$ ,  $100C_{16}$ .

- Contents of  $r0 = 40$ .
- If PC started at  $1000$ ,  $r1$  is pointing to  $1004$ .

(ii) `STMIA r9!, {r0, r1, r5}` & `STMDB r9!, {r0, r1, r5}`.






Location of  $r9 = 100C$

- STMIA : the TA instruction stands for increment after.  $r9$  first points at  $100C$  & value of  $r0$  is stored  $100C$  &  $r9$  is incremented & its value is  $1010$  & then next value is stored in  $r9$ . Location of  $r9$  will be  $1014$ .

|   |       |
|---|-------|
| - STMDB : the instruction stores four words in memory before incrementing the base register r9. The value of r9 is first incremented & then, r0 is stored in r9 & location of r9 will be 1018H. | 1018H |
|---|-------|

## SET B (T.T-1)

(Q1) (A) Internal Architecture of a General Purpose Processor.  
(Memory - CPU) — 3 prominent architectures.




- \* The CPU consists mainly of 3 parts - ALU, Control unit & general purpose registers.
  - The ALU performs basic arithmetic & logical operations.
  - The General purpose registers form the processor's internal memory and it varies from CPU to CPU.
  - they contain current data & operands which are being manipulated.
  - 8-bit, 16-bit processors refers to the width of the register.
- The control unit comprises of 5 parts used to fetches instruction, decodes & executes them.
  - Instruction pointer - this points to the next instruction to be executed.
  - Stack pointer - points to stack in memory. During interrupt, contents of register are transferred to stack & CPU keeps track of next free location in stack through S.P.
  - Instruction decoder - decodes instruction.
  - Memory address register & memory data register
    - (i) Address Bus - address info from processor to memory. It is unidirectional.
    - (ii) Data Bus - carries data between processor & other devices. It is bidirectional.
    - (iii) Control & Status Bus - R/W operation, address error, processor reset, clock I/O & interrupt. It is bidirectional.


- \* Based on interaction between memory & CPU, 3 prominent architectures can be described -

### (i) Von Neumann Architecture

- this is most widely used architecture.
- it has 1 memory chip stores instr & data.
- the processor interacts with memory through add' bus & data bus to fetch instr & data.




### (ii) Harvard Architecture



- there are 2 separate memory blocks  $\rightarrow$  1) program memory & 2) data memory.
- PM stores only instr's & data memory stores only data.
- 2 pairs of buses used b/wn CPU & the memory blocks.
- PMA (program memory address) & PMD (program memory data) buses are used to access PM by CPU.
- DMA (data memory address) & DMD (data memory data) buses are used to access DM by CPU.
- This architecture is much more efficient, due fast access of data & instr.


### (iii) Super Harvard Architecture




- it has a slight modification in Harvard type.
- Due to more access of Data memory in Harvard, provision has been made to store some secondary data in the program memory to balance load on both memory blocks.

(Q2) (A) Design Challenges, Design Trade-offs, Design metrics in HW-SW co-design principle of ES.

### Design Challenges -



### Design Trade-offs -



- Design metrics - While designing an ES the following points are to be considered -

- (i) NRE (non-recurring expenditure) cost :- This includes the costs that are incurred only once & are not for each system. This includes the development cost of the system & other investments that are to be done.
- (ii) Unit cost :- This is the cost of each unit. The cost includes the components cost & the man cost involved in it. It excludes the cost of development of the system for the 1st time.
- (iii) Size :- S/W & H/W size are also imp. parameters. It involves memory space required for storing the program & data. It also involves the physical space required for the circuits required for the system.
- (iv) Performance :- The perf. of the system is to be compared with the already existing systems. The response time & the speed are imp. parameters to measure the perf. of the system.
- (v) Power :- ES are battery operated. So, power consumption is more imp. parameter for the system design.
- (vi) Flexibility :- It is a measure of cost involved in changing certain operational behaviour of the system. This cost is normally the NRE cost.

- (vii) Maintainability :- It is the ability to make modifications & upgradations to the design of the ES.
- (viii) Time to prototype :- It is the time taken by the designer to build a basic working version of the ES (PoC).
- (ix) Time to market :- It is the time required to design system to make it available commercially.
- (x) Safety :- It is an important aspect for design. It includes to check if ES has any adverse effects on operating environment.

#### - Design Trade-offs -

- ① NRE cost - It is the non-recurring engineering cost. It is only one time cost including research, prototype preparing, PCB design cost.
- ② Size - Size of the system is measured in the terms of - Physical space required, memory capacity required for S/W (bytes) & data, No. of logic gates used in R/W.
- ③ Power - ES are powered by batteries. If power consumption is less, the battery lasts longer & hence, it is considered as a better system.
- ④ Performance - It is measured by time required to execute a task. Smaller the execution time, means higher performance.

These metrics typically compete with each other. Improving one often leads to degrading another. For example, if we reduce the size of ES, it will affect the performance of system. If we reduce the power consumption of the system, the NRE cost can be affected. This phenomenon is compared to a wheel with three 4 pins called as design tradeoffs.



#### - Design Challenges -

Any ES when being designed, 3 factors are considered to be important including: Quality of the system, speed of the system & its cost.

For any system, it's quality of the materials used and its speed of execution should be as high as possible. If there were to be implemented, the overall cost of the system will increase which has to be avoided.

So, the designer has to design a system very efficiently where its quality & speed won't be compromised for reasonable cost. All the 3 factors will be perfectly balanced.

## (Q2) (B) Product lifecycle curve on sales & revenue model.



In this model, the life cycle of a product right from its expected release to its end is described. The graphs describe and compare between the sales & revenue if the product was launched on the

scheduled time & if it was released on delayed time. The loss of sales & revenue loss is also found out. Due to delayed launch, it is clear that revenue (peak value) is lost less & a loss is incurred.

product lifecycle =  $2W$

max sale at =  $W$

Area of triangle = total revenue.

loss = Diff b/w the areas of expected & actual triangle.

$$\text{Area (on time)} = \frac{1}{2} \times 2W \times W = W^2$$

$$\text{Area (delayed)} = \frac{1}{2} \times (2W-D) \times (W-D)$$

$$\text{Loss} = W^2 - (2W-D)(W-D) = 2W^2 - 2W^2 + 2WD + DW - D^2$$

$$\boxed{\text{Loss} = \frac{D(3W-D)}{2}}$$

$$\therefore \text{revenue loss} = \frac{\text{delayed}}{\text{original}} \times 100 = \frac{D(3W-D)}{2 \times W^2} \times 100$$

Choice A - CNRC = 25,000/-, unit = 5000/-, time to market = 9 months.

Choice B - CNRC = 45,000/-, unit = 3500/-, time to market = 8 months

Choice C - CNRC = 36,000/-, unit = 4200/-, time to market = 7 months.

$$N = 10,000 \text{ units}$$

Choice A :

$$X = 25,000$$

$$Y = 5,000$$

$$\text{Total cost} = X + N.Y$$

$$\text{total cost} = 5,00,25,000$$

$$\text{Per unit cost} = (X/N) + Y$$

$$\text{per unit cost} = 5002.5$$

Choice B :

$$X = 45,000$$

$$Y = 3500$$

$$\text{Total cost} = X + N.Y$$

$$\text{total cost} = 3,50,45,000$$

$$\text{Per unit cost} = (X/N) + Y$$

$$\text{per unit cost} = 3504.5$$

Choice C :

$$X = 36,000$$

$$Y = 4200$$

$$\text{Total cost} = X + N.Y$$

$$\text{total cost} = 4,20,36,000$$


$$\text{Per unit cost} = (X/N) + Y$$

$$\text{per unit cost} = 4203.6$$

(Q3) (A) SPI & I<sup>2</sup>C interface to the processor.

→ SPI was developed by Motorola. Peripheral devices such as memory chips, potentiometer, ADCs & DACs, real-time clock are provided with SPI interface so that they can be interfaced to the processor.

The processor generates the clock & the peripherals use the clock to synchronize its acquisition of data.




SPI uses 4 types of signals for interfacing peripherals to processor -

- (i) Master out slave in (MOSI)
- (ii) Master in slave out (MISO)
- (iii) Serial clock (SCLK)
- (iv) Chip select (CS) [for peripherals].

SPI is based on master-slave protocol. Processor acts as the master and the peripherals act as a slave. Connection between both is done by these 4 signals. Both the master & slave contain shift registers. The master sends a byte to the slave on MOSI line & slave sends its register contents on MISO line. Both read & write can be simultaneously.

If the master has to read a byte from the slave, it has to write a dummy byte to initialize the slave for transmission. This is a synchronous protocol for communication between the processor & peripherals.

→ I<sup>2</sup>C bus uses 2 wires for connecting devices. The bus is bidirectional and synchronous to a common clock, wills with built-in. I<sup>2</sup>C are available



Data rates of 100 kbps (standard mode) & 400 kbps (fast mode) are used.

The bus consists of 2 lines - serial clock & serial data. Both remain high when not in use. A device using the bus drives the line low. Each device has a unique address of 7 bits or 10 bits. If 7 bits are used, 128 devices can be connected to the bus. A device acts as a master or a slave. Transmitting device is the master & the receiving device is the slave. The same line is used for master transmission & slave response. I<sub>2</sub>C bus is a multi-master bus more than that one device can act as a master. You can interface a RTC such as Philips PCF8353, a display of matrix.

(Q3) (B) (i) ARM 7, 9, 10, 11.

|                             | ARM 7       | ARM 9   | ARM 10  | ARM 11  |
|-----------------------------|-------------|---------|---------|---------|
| Pipeline depth              | 3 stage     | 5 stage | 6 stage | 8 stage |
| typical clk frequency (MHz) | 80          | 150     | 260     | 335     |
| Power (mW/MHz)              | 0.06        | 0.19    | 0.50    | 0.040   |
| Throughput (MIPS/MHz)       | 0.097       | 1.1     | 1.3     | 1.2     |
| Architecture                | Von Neumann | Harvard | Harvard | Harvard |
| Multiplier                  | 8 * 32      | 8 * 32  | 16 * 32 | 16 * 32 |

(ii) ARM M0 +/-, M3, M4.

|                       | M0 +/-  | M3      | M4.5    | M0      |
|-----------------------|---------|---------|---------|---------|
| Pipeline Depth.       | 2 stage | 3 stage | 3 stage | 3 stage |
| Power (watt)          | 474     | 141     | 151     | 66      |
| Throughput (MIPS/mHz) | 1.31    | 1.89    | 1.95    | 1.21    |

(Q4)(A) Branch instructions & cond' execution instruction

- Branch instruction

Cmp r5, #20

BNE SKIP

{ if zero flag is set }

---

11-22-2021 21-09-21 09-09-21 09-09-21

SKIP : ADD r0, r5, r2, LSL#4.

After writing

- conditional execution instr.

Cmp r5, #20

ADD r0, r5, r2, LSL#4

By comparing code density of case I & II, we can see that by using "cond' instr", it requires less code/instructions which makes code more dense. Compare to branch instruction extra machine cycle gets wasted.

→ LDR r0, [r1, #4]

contents of r1 are added by 4 & stored in r0.

r0 = mem[r1 + 4]

- **STR r0, [r1, #12]**  
 stores the value found in  $r_0$  in the memory address found in  $r_1$  plus 12.  
 $\text{mem}[r_1 + 12] = r_0$
- **LDR r0[r1, #4]!**  
 used for auto indexing. → contents of  $r_1$  are added by 4, if value of  $r_1$  is incremented by 4 stored in  $r_0$ .
- **STRS r0[r1, #12]!**  
 stores value found in  $r_0$  in the memory address found in  $r_1$  plus 12 and then  $r_1$  is incremented by 4.
- **LDR r0, [r1], #4**  
 first, loads the contents of  $r_1$  into  $r_0$ , increments  $r_1$  by 4.
- **STR r0, [r1], #12.**  
 first, stores value found in  $r_0$  in the mem. add' found by  $r_1$ , then increments  $r_1$  by 12.
- **LDRSH r0, [r1].**  
 'SH' describes halfword.  
 2 bytes are transferred from memory addresses  $r_1$  to  $r_0$ .
- **STRB r0, [r1]**  
 'B' describes byte.  
 1 byte is transferred from mem. add'  $r_1$  to  $r_0$ .

(Q4) (B) 8 stage pipeline

Stage delays - 15, 22, 26, 14, 19, 21, 12, 18 ns

Data items = 8000

Latch delay = 6 ns. Highest stage delay =  $T_m = 26 \text{ ns}$ .

$k = 8, N = 8000, d = 6 \text{ ns}$

-  $T$  (clock period of pipeline) =  $T_m + d = 26 \text{ ns} + 6 \text{ ns}$

$$T = 32 \text{ ns} \quad \boxed{\text{for } k=8, \text{ and } d=6 \text{ ns}}$$

-  $T$  (time required to process data) =  $[(k-1) + N] \times T$

$$T = (7 + 8000) \times 32 \text{ ns}$$

$$T = 2.56 \times 10^{-4} \text{ seconds}$$

$$T = 256.22 \text{ ms} \quad \boxed{\text{for } k=8, \text{ and } d=6 \text{ ns}}$$

- Maximum clock freq (F) =  $\frac{1}{T} = \frac{1}{32 \text{ ns}}$

$$F = 31.25 \text{ MHz} \quad \boxed{\text{for } k=8, \text{ and } d=6 \text{ ns}}$$

(Q4) (i). mem blocks - 1000, 1004, 1008

Data - 15, 18, 24

$r_1 = 1000 \quad r_2 = ?$

LDR  $r_5, [r_1]$

~~$r_5 = 15$~~

LDR  $r_6, [r_1], \#4$

LDR  $r_7, [r_1], \#8$

ADD  $r_2, r_5, r_6, LSL \#3$

SUB  $r_2, r_2, r_7, LSR \#2$

(i) LDR  $r_5, [r_1]$

$r_5 \leftarrow r_1$

$r_5 = 15 \Rightarrow r_5$  is loaded with value present in location pointed by  $r_1$ .

(ii) LDR r6, [r1, #4]

$$r6 \leftarrow [r1 + 4].$$

$$r1 + 4 = 1000 + 4 = 1004.$$

$$r6 \leftarrow [1004].$$

$\therefore [r6 = 18] \Rightarrow r6 \text{ is loaded with value present in location pointed by } [r1 + 4].$

(iii) LDR r7, [r1, #8]

$$r7 \leftarrow [r1 + 8]$$

$$r1 + 8 = 1000 + 8 = 1008.$$

$$r7 \leftarrow [1008].$$

$\therefore [r7 = 24] \Rightarrow r7 \text{ is loaded with value present in location pointed by } [r1 + 8].$

(iv) ADD r2, r5, r6, LSL #3

- firstly, r6 is left shifted by 3

$$r6 \lll 3.$$

$$r6 \rightarrow 00000000 \quad 00000000 \quad 00000000 \quad 00010010$$

$$r6 \lll 3 \rightarrow 00000000 \quad 00000000 \quad 00000000 \quad 10010000$$

- then,  $r2 \leftarrow r5 + (r6 \lll 3)$ .

$$r2 \leftarrow 15 + 144$$

$$r2 \leftarrow 159$$

(v) SUB r2, r2, r7, LSR #2

- firstly, r7 is right shifted by 2.

$$r7 \ggg 2$$

$$r7 \rightarrow 00000000 \quad 00000000 \quad 00000000 \quad 00011000$$


$$r7 \ggg 2 \rightarrow 00000000 \quad 00000000 \quad 00000000 \quad 00000110$$

- then,  $r2 \leftarrow r2 - (r7 \ggg 2)$ .

$$r2 \leftarrow 159 - 6$$

$$r2 \leftarrow 153$$

- (Q1) (B) Services provided by an OS are -
- process / task management.
  - memory management.
  - I/O management + file system management.
  - providing services to appl'cs.
  - Providing user interface to access OS via API.



- Services required by an OS.
- reliability (99.999% downtime per year).
  - multi-tasking with time constraints.
  - small footprint (No frills memory, hence, no GUI).
  - support diskless systems (no secondary storage).
  - portability (variety of processor unlike intel).
  - scalability (8 bit to 64 bit).
  - support for API (function calls) via POSIX.
- \* POSIX - portable O.S. interface.