


## SPECIFICATION

MULTILAYER CHIP VARISTOR

TYPE : AVLC 18 S 02 015

March. 2, 2002

AMOTECH CO., LTD.  1WON-DONG, SEOCHO-GU, SEOUL, KOREA 2-544-1383 FAX : 82-2-517-7183	DESIGNED 	CHECKED	APPROVED
---	--	---------	----------

## 1. Electrical Specification

### 1-1 Test condition

Varistor voltage	$I_n = 1 \text{ mA DC}$
Leakage current	$V_{dc} = 18 \text{ V DC}$
Maximum clamping voltage	$I_c = 1 \text{ A}$
Rated peak single pulse transient current	8 / 20 $\mu\text{s}$ waveform
Capacitance	$f = 1\text{KHz}$ , $V_{rms} = 0.5 \text{ V}$
Insulation resistance after reflow soldering	$V = 3.6 \text{ V DC}$
Reflow soldering condition	Soldering paste : Tamura (Japan) RMA-20-21L
	Stencil : SUS, 150 $\mu\text{m}$ thickness
	Pad size : 0.5 (Width) x 0.6 (Length) 0.5 (Distance between pads)
	Soldering profile : 230 $^{\circ}\text{C}$ , 5 sec.

### 1-2 Electrical specification

Maximum allowable continuous DC voltage	18	V	
Varistor voltage / nominal voltage / breakdown voltage	24~32	V	
Maximum clamping voltage	45	V	Maximum
Rated peak single pulse transient current	5	A	Maximum
Nonlinearity coefficient	> 15		
Leakage current at continuous DC voltage	< 20	$\mu\text{A}$	
Response time	< 1	ns	
Varistor voltage temperature coefficient	< 0.05	%/ $^{\circ}\text{C}$	
Capacitance measured at 1KHz	15	pF	Typical
Capacitance tolerance	-30 to +30	%	
Insulation resistance after reflow soldering on PCB	> 10	$\text{M}\Omega$	
Operating ambient temperature	-55 to +125	$^{\circ}\text{C}$	
Storage temperature	-55 to +150	$^{\circ}\text{C}$	


## 1-3 Reliability testing procedures

Reliability parameter	Test	Test methods and remarks	Test requirement
Pulse current capability	I <sub>max</sub> 8/20 $\mu$ s	<u>IEC 1051-1, Test 4.5.</u> 10 pulses in the same direction at 2 pulses per minute at maximum peak current	$d V_n /V_n \leq 10\%$ No visible damage To meet V <sub>n</sub> tolerance
Environmental reliability	Thermal shock	<u>IEC 68-2-14</u> Condition for 1 cycle Step 1 : Min. -40°C, 60 ± 3 min. Step 2 : Max. +85°C, 60 ± 3 min. Number of cycles: 5 times	$d V_n /V_n \leq 5\%$ No visible damage To meet V <sub>n</sub> tolerance
	Low temperature	<u>IEC 68-2-1</u> Place the chip at -40 ± 3°C for 500 ± 12hrs. Remove and place for 24 ± 2hrs at room temp. condition, then measure	$d V_n /V_n \leq 5\%$ No visible damage To meet V <sub>n</sub> tolerance
	Climatic sequence	<u>IEC 1051-1, Test 4.17</u> a) Dry heat : 85°C, 16hrs b) Damp heat, cyclic, the first cycle : 55°C, 93%RH, 24hrs c) Cold : -40°C, 2hrs d) Damp heat cyclic, remaining 5 cycles : 55°C, 93%RH, 24hrs/cycle	$d V_n /V_n \leq 10\%$ No visible damage To meet V <sub>n</sub> tolerance
	Heat resistance	<u>IEC 68-2-3</u> Apply the rated voltage for 1000 ± 48hrs at 85 ± 3°C. Remove and place for 24 ± 2hrs at room temp. condition, then measure	$d V_n /V_n \leq 5\%$ No visible damage To meet V <sub>n</sub> tolerance
	Humidity resistance	<u>IEC 68-2-30</u> Place the chip at 40 ± 2°C and 90 to 95% humidity for 500 ± 24hrs. Remove and place for 24 ± 2hrs at room temp. condition, then measure	$d V_n /V_n \leq 10\%$ No visible damage To meet V <sub>n</sub> tolerance
Mechanical Reliability	Solderability	<u>IEC 68-2-20</u> Solder bath method, 230 ± 5°C, 10 sec.	At least 95% of terminal electrode is covered by new solder
	Resistance to soldering heat	<u>IEC 68-2-20</u> Solder bath method, 260 ± 5°C, 10 sec.	$d V_n /V_n \leq 5\%$ No visible damage To meet V <sub>n</sub> tolerance
	Bending strength	<u>IEC 68-2-21</u> Warp:2mm, Speed:0.5mm/sec, Duration: 10sec.The measurement shall be made with board in the bent position	$d V_n /V_n \leq 5\%$ No visible damage To meet V <sub>n</sub> tolerance
	Adhesive strength	<u>IEC 68-2-22</u> Applied force on SMD chip by fracture from PCB	Strength > 10 N (1 kg) No visible damage

## 2. Material Specification


Body	ZnO based ceramics
Internal electrode	Silver – Palladium
External electrode	Silver – Platinum

## 3. Dimension Specification



Unit : mm

## 4. Package Specification



	A	B	C	D	E	F	G	H	J	T	T1
Spec.	0.62	1.12	8.00	3.50	1.75	2.00	2.00	4.00	1.50	0.60	0.1
Tolerance	±0.04	±0.04	±0.10	±0.05	±0.10	±0.05	±0.05	±0.10	+0.10 -0.00	±0.05	Max.

## 4-1 Material for package

### 4-1-1 Paper carrier tape

Laminated virgin pulp

### 4-1-2 Top tape

Polyester film

### 4-1-3 Bottom tape

Adhesive coated paper

### 4-1-4 Plastic reel


GPPS (General Purpose Poly Styrene) resin

### 4-1-5 Plastic bag

PE (Poly ethylene)

## 5. Soldering Recommendations


### 5-1 Soldering profile



## 5-2 Soldering guidelines

- Our chip varistors are designed for reflow soldering only. Do not use flow soldering
- Use Sn / Pb / Ag ( 62 / 36 / 2 ) or equivalent solder.
- Use non-activated flux (Cl content 0.2% max.)
- Follow the recommended soldering conditions to avoid varistor damage.

## 5-3 Solder pad layout



## 6. Storage condition

- Storage environment must be at an ambient temperature of 25~35 °C and an ambient humidity of 40~60 % RH
- Chip varistors can experience degradation of termination solderability when subjected to high temperature of humidity, or if exposed to sulfur or chlorine gases.
- Avoid mechanical shock (ex. Falling) to the chip varistor to prevent mechanical cracking inside of the ceramic dielectric due to its own weight.
- Use chips within 6 months.  
If 6 months of more have elapsed, check solderability before use.

## 7. Description about package label



### **Type : AVLK 18S 02 015**

AVLK : Series name

5 : Maximum continuous working voltage - Vdc

S : Varistor voltage tolerance – S is special order

02 : Chip size – 02 is 0402 (1.0 x 0.5 mm) size

015 : Capacitance – 015 means 15 pF

### **Lot : F01147PI13**

F : Powder type – F means formulation powder

01 : Production year – 2001

147 : Ceramic tape batch number

P : Production type – P means mass production

I : Production month – I means September

13 : Production date

### **Quantity : 10,000 pcs**

- Quantity of shipping chip varistor

### **Date : September 27, 2001**

- Shipping date