




CSE 490/590 Computer Architecture Virtual Memory II Steve Ko Computer Sciences and Engineering University at Buffalo CSE 490/590, Spring 2011























Page Fault Handler

- When the referenced page is not in DRAM:
 - The missing page is located (or created)
 - It is brought in from disk, and page table is updated Another job may be run on the CPU while the first job waits for the requested page to be read from disk
 - If no free pages are left, a page is swapped out Pseudo-LRU replacement policy
- Since it takes a long time to transfer a page (msecs), page faults are handled completely in software by the OS
 - Untranslated addressing mode is essential to allow kernel to access page tables

CSE 490/590, Spring 2011

Swapping a Page of a Page Table A PTE in primary memory contains primary or secondary memory addresses A PTE in secondary memory contains only secondary memory addresses ⇒ a page of a PT can be swapped out only if none its PTE's point to pages in the primary memory Why? CSE 490/590, Spring 2011 12

C 2

Virtual Memory Use Today - 1

- Desktops/servers have full demand-paged virtual memory
 - Portability between machines with different memory sizes
 - Protection between multiple users or multiple tasks
 - Share small physical memory among active tasks
 - Simplifies implementation of some OS features
- Vector supercomputers have translation and protection but not demand-paging
- (Older Crays: base&bound, Japanese & Cray X1/X2: pages)
 - Don't waste expensive CPU time thrashing to disk (make jobs fit in memory)
 - Mostly run in batch mode (run set of jobs that fits in memory)
 - Difficult to implement restartable vector instructions

CSE 490/590, Spring 2011

13

Virtual Memory Use Today - 2

- Most embedded processors and DSPs provide physical addressing only
 - Can't afford area/speed/power budget for virtual memory support
 - Often there is no secondary storage to swap to!
 - Programs custom written for particular memory configuration in product
 - Difficult to implement restartable instructions for exposed architectures

CSE 490/590, Spring 2011

2011


CSE 490/590 Administrivia

- · Midterm on Friday, 3/4
- Project 1 deadline: Friday, 3/11
- Quiz 1 regrading → Jangyoung
- · CSE machines are available for projects
 - Thin clients & SSH only for simulation
 - Linux & Windows machines @ 216 Bell for board

CSE 490/590, Spring 201

15

Address Translation in CPU Pipeline



TLB miss? Page Fault Protection violation? TLB miss? Page Fault? Protection violation?

- Software handlers need restartable exception on page fault or protection violation
- Handling a TLB miss needs a hardware or software mechanism to refill TLB
- Need mechanisms to cope with the additional latency of a TLB:
 - slow down the clock
 - pipeline the TLB and cache access
 - virtual address caches
 - parallel TLB/cache access

CSE 490/590, Spring 2011

90, Spring 2011


Address Translation: putting it all together Virtual Address hardware Restart instruction hardware or software TLB 3.5 software Lookup Page Table Walk Protection the page is denied permitted ∉ memory ∈ memory Update TLB Protection Physical Address (to cache) SEGFAULT CSE 490/590, Spring 2011

C

Translation Lookaside Buffers Address translation is very expensive! In a two-level page table, each reference becomes several memory accesses


Solution: Cache translations in TLB


TLB hit \Rightarrow Single Cycle Translation TLB miss \Rightarrow Page-Table Walk to refill




CSE 490/590, Spring 2011

3







Acknowledgements

- These slides heavily contain material developed and copyright by
 - Krste Asanovic (MIT/UCB)
 - David Patterson (UCB)
- · And also by:
 - Arvind (MIT)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

C