

CS698Y: Modern Memory Systems Lecture-7 (Caches)

Biswabandan Panda

biswap@cse.iitk.ac.in

https://www.cse.iitk.ac.in/users/biswap/CS698Y.html

Flow of the Module

Cache Management Policies


Cache Hierarchies

Hardware Prefetching


Cache Compression

Non-uniform Caches

Caches in Single-core System



Caches in Multi-core



Latency Numbers

L1

Few Cycles

L2

Tens of Cycles

L3

Two to three times of L2



Hundreds of cycles

Our Goal: To minimize off-chip DRAM accesses

Cache Replacement (LRU) - 101

Cache Eviction Policy: On a miss (block *i*), which block to evict (replace)?

SET A
$$A \rightarrow b \rightarrow c \rightarrow d \rightarrow e \rightarrow f \rightarrow g \rightarrow h$$

Cache Insertion Policy: New block i inserted into MRU.

Cache Promotion Policy: On a future hit (block i), promote to MRU

LRU causes thrashing when working set > cache size

Common Access Patterns [RRIP, ISCA 10]


Recency friendly $(a_1, a_2, ..., a_k, a_{k-1}, ..., a_2, a_1)^N$

Thrashing $(a_1, a_2, ..., a_k)^N$ [k > cache size]

Streaming $(a_1, a_2, a_{\infty})^N$

Combination of above three

Types of Workloads (Baseline 4MB Cache)



Limitations of LRU

LRU exploits temporal locality

Streaming data $(a_1, a_2, a_3,a_{\infty})$: No temporal locality, No temporal reuse

Thrashing data $(a_1, a_2, a_3,....a_n)$ [n>c] Temporal locality exists. However, LRU fails to capture.

Bimodal Insertion Policy (BIP) [ISCA '07]

```
if (rand() < \epsilon) \epsilon=1/16,1/32,1/64
Insert at MRU position;
else
Insert at LRU position;
```


For small ε: BIP retains thrashing protection of LRU insertion policy.


Infrequently insert lines in MRU position

Dynamic Insertion Policy (DIP) [ISCA '07]


SDM – Set Dueling monitors

PSEL – n-bit saturating counters for deciding a policy






What about DIP for shared Caches?




What about the learning process for 2-core? N-core? BIP or LRU?

DIP for Shared Caches [PACT '08]



DIP does not distinguish between apps. Learning is not adaptive.




What Should be done?

Source: TADIP, PACT '08 (Adapted and Modified)


APP A- LRU/BIP? APP B – LRU/BIP?

<u> What about an N-core system?</u>

Thread-Aware DIP (TA-DIP) [PACT '08]



In the presence of other apps, does APP0 doing LRU or BIP improve cache performance?




PSELO

PSEL1

PSEL2

PSEL3

DIP vs TA-DIP




Still Miles to Go



Working set larger than the cache causes thrashing




References to non-temporal data (*scans*) discards frequently referenced working set




Still Miles to Go

Working set larger than the cache → Preserve some of working set in the cache



Recurring *scans* (*bursts of non-temporal data*) → Preserve frequently referenced working set in the cache



Still Miles to Go



Source: Software Technology Forum

Replaces block that will be re-referenced furthest in future





"Time" when block will be referenced next



































What About NRU?

Is it better than LRU?


Randomization provides some scan and thrash resistance

Inserted with 0

Promoted with 0


Eviction – block with value 1

NRU to RRIP [ISCA '10]



RRP: Re-reference prediction

RRIP



RRP Head

Intuition: New cache block will not be re-referenced soon. Replaces block with distant RRPV.


Insert with RRPV=2, Evict with RRPV=3 promote blocks with RRPV=0.

Static RRIP (Single core) and Thread-Aware Dynamic RRIP (SRRIP+BRRIP, multi-core, based on SDMs).


RRP Tail

'distant'


RRIP



SRRIP – Not Good Enough



Active working-set MUST be **RE-REFERENCED** at least **ONCE** between scans



Mixed Access Patterns

(a1, a2), (a1, a2), b1, b2, b3, (a1, a2)

Short Scan


(a1, a2), (a1, a2), b1, b2, b3, b4, b5, b6, b7,.. (a1, a2)

Long Scan

(a1, a2), b1, b2, b3, b4, (a1, a2)

One Reuse

SHIP [MICRO '11]




Signatures -> Re-reference [SHiP]

Memory Region OR Memory Instruction Program Counter (PC)


LLC accesses by the same "signature" tend to have similar re-reference patterns

LLC accesses by the same "signature" tend to have similar re-reference patterns

Examples



SHIP



(b) SHiP Algorithm


SHiP to SHiP++ [CRC2 '17]

Improved Cache Insertion: cache block with signature with highest value of counter inserted with RRPV=0.

Training: Only on first re-reference (not on all hits) and evictions

Writebacks: Insert with RRPV=3.

Hawkeye [ISCA '16]




B5 **B9** B13 **B**1 **B2 B6** B10 **B14** * В3 B7 B11 B15 B12 **B4 B8** B16 C1 C2 C3 C4

Medium-term Reuse

Long-term Reuse

Short-term Reuse


Distribution of cache hits for Matrix Multiplication




Modern Memory Systems


Biswabandan Panda, CSE@IITK

Hawkeye



LRU vs Belady







Computes OPT's decisions for the past

Remembers past OPT decisions


Hawkeye in Action



OPTgen



[Cache hits marked as solid lines]



(c) OPTgen Solution (4hits) [State of the Occupancy Vector over time]

PC Based Classifier

Cache averse vs cache friendly?

Uses OPTgen to predict the usefulness of PC.

Hit or Miss Hawkeye Prediction	Cache Hit	Cache Miss
Cache-averse	RRIP = 7	RRIP = 7
Cache-friendly	RRIP = 0	RRIP = 0;
		Age all lines:
		if (RRIP < 6)
		RRIP++;