Assignment-2 Stage-3 Submission

Indian Institute of Technology, Delhi

COL216: Computer Architecture

1 Introduction

The overall assignment is designing hardware for implementing a processor that can execute a subset of ARM instructions. This is the stage 3 of assignment. In this stage, I have modified the single-cycle processor built in stage-2 to implement a multi-cycle processor in VHDL, that can execute the same ARM instructions, that are - add, sub, cmp, mov, ldr, str, b, beq and bne.

2 Stage 3

2.1 Objective

The objective of this stage is to design a multi-cycle processor, that can execute a small subset of ARM instructions. The modules designed in 1st stage - ALU, Register File, Program Memory, Data Memory, were put together, with some combinational logic to form the simple processor. The components built in stage 2 i.e. Program Counter, Flags, Condition Checker, and Instruction Decoder were reused with some minor changes. The minor changes only included the change in initialisation values to fit in the new design.

2.2 Assumptions

I have used Edaplayground to write and test my code. EdaPlayGround has been used to Simulate the code using Aldec Riviera Pro tool. Quartus was downloaded and used to synthesize the design. Results of both of these have been attached.

For this design, I have assumed that the Program Counter is a separate register and has nothing to do with R15 of register file.

I have assumed Data Memory is the only memory that is used both for data and program instructions. This memory has a total of 128 registers each of 32 bits. The first 64 registers (0 to 63) take care of the data memory and the next 64 registers take care of the program instructions.

For the purposes of this stage, I have assumed that the instructions are hardcoded in the data memory, and as soon as a X"00000000" instruction is encountered, the program halts. The program can be easily modified though to take the instructions through the testbench.

All the executions are done on the rising edge of the clock, except the flags, that are set on the falling edge of the clock. This helps them to be available for the next instruction.

2.3 Logistics

The project directory has the following category of files:

- 1. VHDL files: There are a total of 13 VHDL files in this stage. These are:
- a) TestBench.vhd: This file has the top level entity testbench. The logic of this file is just a clock with a period of 1 ns, which is input to the processor,
- b) Processor.vhd: This file is the crux of this assignment. It has the overall logic of a processor, It has 3 component instantiations i.e. a datapath, a controlpath and FSM. The data path has control signals as input and status signals as output, while the controlpath has control signals as output and status signals

and the state as input. The FSM has decoded instruction has the input, and outputs the next state, using the local signal of present state. The intial value of this present state is set to 0. The processor only takes a clock as an input and gives out no output.

- c) Datapath.vhd: This file has the overall logic of datapath. It has many component instantiations, all of which receive control signals by the controller.
- d) flags.vhd: This file contains the logic of resetting flags on each clock edge depending on the s-bit of the instruction.
- e) program_counter.vhd: This file contains the PC register. It takes as input the "next" value of the program counter register, which is written in it, but only available in next clock edge. The initial value of data_in is set as 0 and that of data_out is -4, so that it is synced.
- f) condition_checker.vhd: Contains the logic of updating the predicate value, p. This value along with the present state of flags is used to decide whether to branch or not.
 - g) Decoder.vhd: Given an instruction, it decodes the instruction based on its different fields.
- h) MyTypes.vhd: This file contains the package of types that have been used in this project to easily identify different types and make the code more readable.
- i) Controller.vhd: The overall control logic is in this file. On input of instruction and flag status, it returns control signals as an output to the datapath.
- j) FSM.vhd: This file contains the state logic. It has a local signal of present state and based on that, and the input decoded instruction, it decides the next state.

The other 3 files are the same as submmitted in stage 1. No to minor changes were made in ALU, data_memory and register_file. The file program_memory was removed as it was no lon

- 2. ARM files: The directory also contains 3 .s files, that were used to test the processor (apart from the examples given in the problem statement). One file is fibonnaci.s, which contains fibonnaci logic. The file NewFibonnaci contains a modified Fibonnaci approach. This was implemented to extensively test mov and other DP instructions, The third file load_store_test contains a simple program that extensively tests the load and store instructions.
- 3. **Result files:** There are multiple PNG and PDF files that contain the results of simulation and synthesis.

2.4 Contributions

The MyTypes and Decoder file was taken from Moodle. No other help of any form was taken from any-body/anywhere.

2.5 Test Cases

The program was tested on many different test cases.

The test cases were designed to exhaustively cover all the cases. As explained above in the ARM files, these were the EPWaves corresponding to each instruction set.

Though these EPWaves were really difficult to analyse, I went through each instructions, and ensured that the value at each port was correct. As a final check, the value at register_file ports can be checked, which has been highlighted in some of the screenshots.




Figure 1: Problem Statement Test Case - 1




Figure 2: Problem Statement Test Case - 2




Figure 3: Simulation of Fibonacci sequence




Figure 4: Simulation of New Fibonacci sequence




Figure 5: Simulation of Load-Store Instructions




Figure 6: Synthesis Report of EDAPlayground