


# # OS and Events

OS is event druen — executes only when there is an interrupt.



## # Events

- · Mandware Interrupts:

  - or just called Interrupts Raised by hardware deuces Phey are async & may accur at any time
- Praps: -> Example printing somethy as soreen wary system (all of ometimes known as Software Interrupts Rawer by user frogram to unvoke OS functionally

- generated automatically ky the processor itself as a result of an illegal instruction.

   faults:- recoverable verors ( such as page fault)

   aborts difficult to recover. ( such as dunde by 8)

Handware now a days, processor today has a deducated foir on IC called as interrupt fin (INT/INTR).

Any handware like key board well be connected to this fain, & whenever you fress a key, an unterrupt accurs.

## But what enactly happens ??

As soon as the interrupt accurs the processor enecutes the Interrupt routine handler , after the routine completes their content is suitabled back to the prev process.

Mow multiple handevares are handled <? havy only one interrupt from ????

We use interrupt Controller for this. Interrupt controller connects mulliple hardman & also helps to decide while interrupt handler routin is to be invoked.


E1 8259 PIC

8259 (Programmable interrupt controller) relays upto 8 interrupt to CPU Devices raise interrupts by an

'interrupt request' (IRQ)
CPU acknowledges and queries the
8259 to determine which device
interrupted

Priorities can be assigned to each IRQ line when multiple due

8259s can be cascaded to support more interrupts / deve






15 IRQs (IRQ0 to IRQ15), so 15 possible devices

#### Limitations


- Limited IRQs
- Not suited for multi-processor / multi-core platforms



For our CPU so no multi-

&(a...

### Advanced Programmable Interrupt Controller (APIC)



- External interrupts are routed from peripherals to CPUs in multi processor systems through APIC
- APIC distributes and prioritizes interrupts to processors
  - Comprises of two components
  - Local APIC (LAPIC)
  - I/O APIC APICs communicate through a special 3-wire APIC bus.

### LAPIC and I/OAPIC

#### LAPIC :

- Receives interrupts from I/O APIC and routes it to the local CPU
- Can also receive local interrupts (such as from thermal sensor, internal timer, etc)
- Send and receive IPIs (Inter processor interrupts)
  - IPIs used to distribute interrupts between processors or execute system wide functions like booting, load distribution, etc.

### I/O APIC

- Present in chipset (north bridge)
- Used to route external interrupts to local APIC

what is the location of the hardware specific unlareft handler volutine & how processor locates it based on Each interrupt has a uniq number. Processor receives the no. from interrupt controller. It is called IRCl no.

Prousson

10TR (shored in prousson)

Interrupt

Owenplor table