Introduction:

An arithmetic logic unit (ALU) is a multi-operation, combinational logic digital function. It can perform a set of basic arithmetic operations. The ALU has a number of selection lines to select a particular operation in the unit. The selection lines are decoded within the ALU so that K selection variables can specify upto 2K distinct operations.

We have three selection variables (cs) in our experiment which can enable us to perform 23=8 distinct operations. The four data inputs from A are combined with the four inputs from B to generate an operation at the Fourputs. The selection variable CS2 distinguishes between arithmetic and logical operations while con is used as an imput carry in our ALU design.

In our ALU design, we use a 4-bit status register. This status register contains 4 status bits that are denoted by Charry).

s(Sign), V(Overflow) and Z(Zero). These status bits change during the arithmetic operations. They indicate the following changes:

- · Carry flag (CF): Bit C is set when the output carry of the ALU is 1, otherwise it is 0.
- · Sign flag (SF): Bit S is set when the highest order bit of the output of the ALU is I, it is 0 when the highest order bit is 0.
- · Overflow flag (OF): Bit V is set if the XOR of carries C4 and C5 is 1, otherwise it is o.
- · Zero flag (ZF): Bit Z is set if the result is 0, otherwise it is 0.


Problem specification:

Design a 4-bit ALU with three selection

bits cs2, cs1 and cs0 for performing the

following operations:

C52	cs1(Cin)	cso	Functions
0	0	0	Subtract with burious
0	0	1	Transfer A
O	1	0	Subtract
0	1	1	Increment A
1	*	0	AND
2	×	1	OR.



Truth	table	and	required	k-maps:
1) Truth	table	for	the	functions:

52	51(Cin)	50	F	×;	Y;	ੜ;
0	0	0	A-B-1	A	B'	0
0	0	ı	A	A	0	0
O	,	o	A -1	Α	8'	1
0	1	ı	A+1	A	٥	1
1	×	0	AB	A+B'	ß′	0
1	*	1	A+B	A+B	O	0

for	the	arith	etic c	peration	75, We	take	
	s 1	50	Y;		<i>s</i> 1	50	Χ;
	0	0	6;'	-	O	0	iA;
	O	1	0		O	1	A;
	11	0	6;′	٠	1	0	A;
	`	7	0		•	1	Ai

2) Truth table for determining Xi:
For the logical operations (52=1), we have,

52	31	50	Χ;	۲,	5',	Obtained	Required
1	0	o	A;	B;'	0	A;⊕6;′	A; B;
1	0	,	A;	v	٥	A;	A;+B;
1	1	0	A;	e;′	0	A;⊕B;′	A;B;
,	1	,	A;	o	0	A;	V,+6',

3)	Truth	table	for determin	ing Y:
	s 1	50	в;	٦;
	0	Ø	0	1
	0	0	t	0
	0	1	0	0
	0	1	1	O
	1	0	0	1
	t	0	t	O
	1	t	0	O
	1	1	1	O
			1	


K-map:	50B	00	0 (W	10
	0	1	0	0	0
	1	1	0	0	U

Yi = 50' Bi

Combining the arithmetic and logical operations,

4) Truth table for determining 2;:

		The state of the s	A STATE OF THE PROPERTY OF THE
32	51	50	₹;
0	0	0	0
0	0	ı	O
0	\	o	1
0	1	ı	1
,	0	o	O
,	o	1	9
,	ı	0	Ø
ı	1	1	0
			STATE OF THE STATE



Zi = 5/51




Fig: Logic diagram of ALU




Fig: Block diagram of a status register.

Required Ics:

IC	Quantity

Discussion:

In this experiment, we were given the task to implement an ALU that can perform four arithmetic operations and two logical operations. We implemented the ALU in such a way that it can perform both arithmetic and logic operations in a single circuit, instead of requiring two different circuits. The number of ICs were kept as minimal as possible.

Logisim - Win-2.7.1 simulation software was used to simulate the circuit.

/