

Basic I/O Interfacing 8255 or 82C55

The programmable peripheral Interface



The 82C55 **programmable peripheral interface (PPI)** is a very popular low-cost interfacing component that is used found in many applications.

Applications range from 7-segment display, stepper motor connection, counters to keypad management.


This device is still in use today and is used to interface and detect key presses on modern keyboards, parallel printers and other interfacing chipsets.

For those of you who are doing computer interfacing course you will be extensively using this device to interface various devices with the PC.

Pin Diagram 8255



Connection Diagram



82C55

This device has 24 pins for I/O.

The I/O pins can be programmed in groups of 12 pins.

There are three distinct modes of operation Mode 0, Mode 1 and Mode 2.

Group A connections consist of Port A (PA0-PA7) and the upper half of port C (PC4-PC7)

Group B connections consist of Port B (PB0-PB7) and the lower half of port C (PC0-PC3)

Function of pins:

- Data bus(D_0 - D_7): These are 8-bit bi-directional buses, connected to 8085 data bus for transferring data.

- \overline{CS} : This is Active Low signal. When it is low, then data is transfer from 8085.

- \overline{RD} : This is Active Low signal, when it is Low read operation will start.

- \overline{WR} : This is Active Low signal, when it is Low Write operation will start.

PA3	1		40	PA4
PA2	2		39	PA5
PA1	3		38	PA6
PA0	4		37	PA7
\overline{RD}	5		36	\overline{WR}
\overline{CS}	6		35	RESET
gnd	7		34	D0
A1	8		33	D1
A0	9		32	D2
PC7	10	8255	31	D3
PC6	11	PPI	30	D4
PC5	12		29	D5
PC4	13		28	D6
PC0	14		27	D7
PC1	15		26	Vcc
PC2	16		25	PB7
PC3	17		24	PB6
PB0	18		23	PB5
PB1	19		22	PB4
PB2	20		21	PB3

82C55

CS pin is used to select the device for reading or writing.

Control lines A0 and A1 are used to select the Port that requires interaction.

A1	A0	Function
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Command Registers

- RESET: This is used to reset the device. That means clear control registers.

- PA₀-PA₇:It is the 8-bit bi-directional I/O pins used to send the data to peripheral or to receive the data from peripheral.

- PB₀-PB₇:Similar to PA

- PC₀-PC₇:This is also 8-bit bidirectional I/O pins. These lines are divided into two groups.


PC₀ to PC₃(Lower Groups)

PC₄ to PC₇ (Higher groups)

These two groups working in separately using 4 data's.


PA3	1		40	PA4
PA2	2		39	PA5
PA1	3		38	PA6
PA0	4		37	PA7
RD	5		36	WR
CS	6		35	RESET
gnd	7		34	D0
A1	8		33	D1
A0	9		32	D2
PC7	10	8255	31	D3
PC6	11	PPI	30	D4
PC5	12		29	D5
PC4	13		28	D6
PC0	14		27	D7
PC1	15		26	Vcc
PC2	16		25	PB7
PC3	17		24	PB6
PB0	18		23	PB5
PB1	19		22	PB4
PB2	20		21	PB3

Connection Diagram



A1	A0	Function
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Command Registers

Block Diagram



Data Bus buffer:

- It is a 8-bit bidirectional Data bus.
- Used to interface between 8255 data bus with system bus.
- The internal data bus and Outer pins D_0 - D_7 pins are connected in internally.
- The direction of data buffer is decided by Read/Control Logic.

Group A and Group B control:

- Group A and B get the Control

Signal from CPU and send the command to the individual control blocks.

- Group A send the control signal to port A and Port C (Upper) PC₇-PC₄.
- Group B send the control signal to port B and Port C (Lower) PC₃-PC₀.
- **PORT A:**
- This is a 8-bit buffered I/O latch.
- It can be programmed by mode 0 , mode 1, mode 2 .

PORT B:

- This is a 8-bit buffer I/O latch.
- It can be programmed by mode 0 and mode 1.

- ## PORT C:

- This is a 8-bit Unlatched buffer Input and an Output latch.
- It is splitted into two parts.
- It can be programmed by bit set/reset operation.

Operation modes:


BIT SET/RESET MODE:

- The PORT C can be Set or Reset by sending OUT instruction to the CONTROL registers.

I/O MODES:

- MODE 0(Simple input / Output):
- In this mode , port A, port B and port C is used as individually (Simply).
- Features:
- Outputs are latched, Inputs are buffered not latched.
- Ports do not have Handshake or interrupt capability.

- MODE 1 :(Input/output with Hand shake)
- In this mode, input or output is transferred by hand shaking Signals.



- Handshaking signals is used to transfer data between whose data transfer rate is not same.

- Example:
- The computer send the data to the printer large speed compared to the printer.
- When computer send the data according to the printer speed at the time only, printer can accept.
- If printer is not ready to accept the data then after sending the data bus , computer uses another handshaking signal to tell printer that valid data is available on the data bus.
- Each port uses three lines from port C as handshake signals

MODE 2:bi-directional I/O data transfer:

- This mode allows bidirectional data transfer over a single 8-bit data bus using handshake signals.
- This feature is possible only Group A
- Port A is working as 8-bit bidirectional.
- PC₃-PC₇ is used for handshaking purpose.
- The data is sent by CPU through this port , when the peripheral request it.
- CONTROL WORD FORMATS:
- In the INPUT mode , When RESET is High all 24 pins (3-ports) be a input mode.


- i.e all flip flops are cleared and the interrupts are rest.
- This condition is maintained even after RESET goes low.
- This can be avoid by writing single control word to the control registers , when required.

Following Table gives the basic operation,

A_1	A_0	\overline{RD}	\overline{WR}	\overline{CS}	Input operation
0	0	0	1	0	PORT A \longrightarrow Data bus
0	1	0	1	0	PORT B \longrightarrow Data bus
1	0	0	1	0	PORT C \longrightarrow Data bus
					<u>Output operation</u>
0	0	1	0	0	Data bus \longrightarrow PORT A
0	1	1	0	0	Data bus \longrightarrow PORT B
1	0	1	0	0	Data bus \longrightarrow PORT C
1	1	1	0	0	Data bus \longrightarrow control


FOR BIT SET/RESET MODE:

- This is bit set/reset control word format.




- PC_0 - PC_7 is set or reset as per the status of D_0 .
- A BSR word is written for each bit
- Example:
- PC_3 is Set then control register will be 0XXX0111.
- PC_4 is Reset then control register will be 0XXX1000.
- PC_6 is set then control register will be 0XXX1101.

- X is a don't care.



- FOR I/O MODE:

The mode format for I/O as shown in figure



- The control word for both mode is same.
- Bit D7 is used for specifying whether word loaded in to Bit set/reset mode or Mode definition word.
- $D7=1$ =Mode definition mode.
- $D7=0$ =Bit set/Reset mode.

Programming 8255

□ Mode 0:



— Ports A, B, and C can be individually programmed as input or output ports

— Port C is divided into two 4-bit ports which are independent from each other

□ Mode 1:


— Ports A and B are programmed as input or output ports

— Port C is used for handshaking




- \overline{STB}** The strobe input loads data into the port latch on a 0-to-1 transition
- IBF** **Input buffer full** is an output indicating that the input latch contain information
- INTR** **Interrupt request** is an output that requests an interrupt
- INTE** The **interrupt enable signal** is neither an input nor an output; it is an internal bit programmed via the PC4(port A) or PC2(port B) bits.
- PC7,PC6** The port C pins 7 and 6 are general-purpose I/O pins that are available for any purpose.


Mode 1 Port A



Mode 1 Port B



Timing Diagram



$\overline{\text{OBF}}$ **Output buffer full** is an output that goes low when data is latched in either port A or port B. Goes low on $\overline{\text{ACK}}$.


$\overline{\text{ACK}}$ The **acknowledge** signal causes the $\overline{\text{OBF}}$ pin to return to 0. This is a response from an external device.

INTR **Interrupt request** is an output that requests an interrupt


INTE The **interrupt enable signal** is neither an input nor an output; it is an internal bit programmed via the PC6(port A) or PC2(port B) bits.

PC5,PC4 The port C pins 5 and 4 are general-purpose I/O pins that are available for any purpose.


Mode 1 Port A



Mode 1 Port B




Timing Diagram



Programming 8255


□ Mode

- 2: — Port A is programmed to be bi-directional
 — Port C is for handshaking
 — Port B can be either input or output in mode 0 or mode 1



1. Can you design a decoder for an 8255 chip such that its base address is 40H?
2. Write the instructions that set 8255 into mode 0, port A as input, port B as output, PC0-PC3 as input, PC4-PC7 as output ?

INTR	Interrupt request is an output that requests an interrupt
$\overline{\text{OBF}}$	Output buffer full is an output indicating that the output buffer contains data for the bi-directional bus
$\overline{\text{ACK}}$	Acknowledge is an input that enables tri-state buffers which are otherwise in their high-impedance state
$\overline{\text{STB}}$	The strobe input loads data into the port A latch
IFB	Input buffer full is an output indicating that the input latch contains information for the external bi-directional bus
INTE	Interrupt enable are internal bits that enable the INTR pin. Bit PC6(INTE1) and PC4(INTE2)
PC2,PC1 and PC0	Theses port C pins are general-purpose I/O pins that are available for any purpose.



Timing diagram is a combination of the Mode 1 Strobed Input and Mode 1 Strobed Output Timing diagrams.

See Video

- <https://www.youtube.com/watch?v=QgcGmKt4jXU>

Thank you

Q&A