

Name : Tanjim Reza

Student ID : 20101065

Section : 12

Course : CSE 340

20101065_TanjimReza_12.PDF

Ans: to the que no: 01

There are differences between Program Counter and Register \$0. The first difference is PC or Program Counter is not fixed, it is a instruction pointer which gets changed. On the other \$0 (\$zero) register is fixed, it cannot be changed. There are some other things like \$zero can be used to swap values between two registers. Without exceptions PC has sequential execution.

Now, for 64 bit architecture the increment in memory address for sequential instruction will be $\frac{64}{8} = 8$ and for 128-bit that would be $\frac{128}{8} = 16$

Ans: to the que no: 02

Given, MIPS instruction

lw \$4, x(\$5)

And the base address of that array is 256 in decimal.

Now The value of x is in 128-bit architecture system. So, the register file will be of ~~182~~ 128 bits.

So in that case, storing each 128 bit will require, $\frac{128}{8} = 16$ slots

So, $A[5]$ is given,

$$\begin{aligned}\therefore A[5] &= \text{slots} \times 5 \times (\$5) \\ &= 16 \times 5 (\$5) \\ &= 80 (\$5)\end{aligned}$$

$$\therefore x = 80 \quad \underline{A}$$

Ans: to the que no: 03

Given, $x \rightarrow \$S0$ | we know
 $y \rightarrow \$S1$ $\$t0 - \$t7 \rightarrow \$8 - \15
 $z \rightarrow \$S2$ $\$S0 - \$S7 \rightarrow \$16 - \23

In the solutions, I will write the full MIPS code first then I will mention the instruction type and line by line machine code.

#For $x = 3y + 5z + 10$

MIPS code:

$sll \$t0, \$S1, 1$	# $2y \rightarrow \$t0$
$add \$t0, \$t0, \$S2$	# $3y \rightarrow \$t0$
$sll \$t1, \$S2, 2$	# $4z \rightarrow \$t1$
$add \$t1, \$t1, \$S0$	# $5z \rightarrow \$t1$
$add \$t0, \$t0, \$t1$	# $3y + 5z \rightarrow \$t0$
$addi \$S0, \$t0, 10$	# $3y + 5z + 10 \rightarrow \$S0$

Machine Code:

① sll is R Type Instruction.

↳ sll \$t0, \$s1, 1

↳ sll \$8, \$17, 1

0000000	00000	10001	01000	00001	xxxxxx
OP	rs	srt	rd	Shamt	funct

② add is R Type Instruction

add \$8, \$8, \$17

↖ ↘

0000000	010000	10001	01000	00000	xxxxxx
OP	rs	rft	rd	Shamt	funct

③ sll \$t1, \$s2, 2

↳ sll \$9, \$18, 2

sli is R Type instruction

000000	00000	10010	01001	00010	XXXXXX
OP	rs	rt	rd	shamt	funct

- ④ add \$t1, \$t1, \$s2 | add is R Type
 ↳ add \$9, \$9, \$18 | Instruction

000000	01001	10010	01001	00000	XXXXXX
OP	rs	rt	rd	shamt	funct

- ⑤ add \$t0, \$t0, \$t1 | R Type
 ↳ add \$8, \$8, \$9

000000	01000	01001	01000	00000	XXXXXX
OP	rs	rt	rd	shamt	funct

- ⑥ addi \$s0, \$t0, 10 | addi is I-type
 addi \$16, \$8, 10 | instruction

XXXXXX	01000	10000	0000000000001010
OP	rs	rt	Constant (16 bit)

Now for $\%$ $Y = 4X + \text{Ans}[10] + 2Z$

MIPS Code:

$$\text{Ans} \rightarrow \$S4$$

sll \$t0, \$s0, 2 # $4X \rightarrow \$t0$

sll \$t1, \$s2, 1 # $22 \rightarrow \$t1$

add \$t0, \$t0, \$t1 # $4X + 22 \rightarrow \$t0$

~~add~~

lw \$t1, 40(\$s4) # $40(\$S4) \rightarrow \$t1$

add \$s1, \$t0, \$t1 # $4X + \text{Ans}[10] + 22 \rightarrow \$S1$

Y
↓

Machine Code:

#1 sll \$t0, \$s0, 2 "R" Type

↳ sll \$8, \$16, 2

OP	RS	rt	rd	shamt	funct
000000	00000	10000	01000	00010	XXXXXX

#2 sll \$t1, \$s2, 1

R Type

↳ sll \$9, \$18, 1

0000000	000000	10010	01001	00001	xxxxxx
OP	rs	rt	rd	shamt	funct

#3 add \$t0, \$t0, \$t1

↳ add \$8, \$8, \$9

R Type Instruction

0000000	01000	01001	01000	60000	xxxxxx'x
OP	rs	rt	rd	Shamt	funct

#4 lw \$t1, 40(\$s4)

↳ lw \$9, 40(\$20)

lw is I type instruction

xxxxxx	10100	01001	00000000 00101000
OP	rs	rt	offset (16 bit)

#5 add \$S1, \$T0, \$T1 | R Type
 S add \$17, \$8, \$9

0000000	01000	01001	10001	00000	xxxxxx
OP	RS	rt	rd	Shamt	funct

Now for

$$Z = 5X + 5Y + 2$$

MIPS Codes

sll \$t0, \$s0, 2

\$t0 → 4X

add \$t0, \$t0, \$s0

\$t0 → 5X

sll ~~\$t1~~, \$s1, 2

~~\$t1~~ → 4Y

add \$t1, \$t1, \$s1

\$t1 → 5Y

add \$t1, \$t1, \$t0

\$t1 → 5X + 5Y

add \$s2, \$t1, \$s2

\$s2/2 → 5X + 5Y + 2

Machine Code:

\$11 \$f0, \$50, 2

| \$11 is R type

↳ \$11 \$8, \$16, 2

000000	00000	10000	01000	00010	xxxxxx
OP	rs	rt	rd	Shamt	funct

add \$f0, \$f0, \$50

| R type

↳ add \$8, \$8, \$16

000000	01000	010000	01000	00000	xxxxxx
OP	rs	rt	rd	Shamt	funct

\$11 \$f1, \$51, 2

| R Type

↳ \$11 \$9, \$17, 2

000000	00000	10001	01001	00010	xxxxxx
OP	rs	rt	rd	Shamt	funct

add \$t1, \$t1, \$S1 | R type

↳ add \$9, \$9, \$17

↙

000000	01001	10001	01001	00000	XXXXXX
OP	rs	rt	rd	Shamt	funct

add \$t1, \$t1, \$t0 | R type

↳ add \$9, \$9, \$8

000000	01001	01000	01001	00000	XXXXXX
OP	rs	rt	rd	Shamt	funct

add \$S2, \$t1, \$S2 | R type

↳ add \$18, \$9, \$18

000000	01001	10010	20010	00000	XXXXXX
OP	rs	rt	rd	Shamt	funct

Now

for

$$A_{10}[10] = X + Y - 30$$

MIPS Code:

add \$t0, \$s0, \$s1 # $\$t0 \rightarrow X + Y$

addi \$t0, \$t0, -30 # $\$t0 \rightarrow X + Y - 30$

lw \$t1, 40(\$s4) # $\$t1 \rightarrow A_{10}[10]$

sw \$t0, 40(\$s4) # $X + Y - 30 \rightarrow A_{10}[10]$

Machine Code:

add \$t0, \$s0, \$s1

↳ add \$8, \$16, \$17

| R Type

000000	10000	10001	01000	00000	xxxxxx
Op	rs	rt	rd	shamt	funct

addi \$t0, \$t0, -30

↳ addi, \$8, \$8, -30

| I Type Instruction

xxxxxx	01000	01000	1111111111.00010	00000000000011110
Op	rs	rt	Const(-30)	

lw \$t1, 40(\$s4) | I type
 ↳ lw \$9, 40(\$20)

xxxxxx	10100	01001	000000000101000
OP	RS	RT	offset (16 bit)

sw \$t0, 40(\$s4) | I type
 ↳ sw \$8, 40(\$20)

xxxxxx	10100	01000	000000000101000
OP	RS	RT	offset

Ans: to the que no: 04

Given,

Base of B is in \$50

$$i \rightarrow \$S1$$

$$f \rightarrow \$S2$$

Given,

$$f = B[i]$$

MIPS code:

sll \$t0, \$S1, 2

add \$t1, \$t0, \$50

lw ~~\$S2~~

lw \$S2, 0(\$t1)


Ans: to the que no: 045

As MIPS does not have any assignment instructions, we have to find a way out. Now, we know we can add. So, if we add the integer and \$zero to that we could do the work that we intended.

Now the MIPS code:-

Let a be in \$50

addi \$50, \$zero, 100



So, even though we did not use any assign instruction, we have assigned the value.

Ans: to the que no: 06

Firstly, We know, MIPS Follows Big Endian.

Big Endian: MSB is in least or lowest address position. LSB in Highest address.


Little Endian: LSB is in least lowest and MSB is in highest memory address.

Given data : AED1008B

Given memory address : 0x0012830A to 0x0012830D

So, for Big Endian MSB will be in lowest following the below diagram

0x0012830 A
0x0012830 B
0x0012830 C
0x0012830 D



For Little Endian:

0x0012830 A
0x0012830 B
0x0012830 C
0x0012830 D

