
values of present state. For other types of flip-flops, such as JK, T and between the next-state variable and inputs to a flip-flop. For other types of flip-flop. the new between the next-state variable and inputs to a flip-flop is not as the relationship of flip-flop. For other types of flip-flops we have to refer waited as proposed in the forward as proposed in the for relationship between the find flip-flop iputs. This is illustrated in the following example Is the find flip-flop iputs. This is illustrated in the following example.

Is 10 8.1: A sequential circuit has one input

A sequential circuit has one input and one output. The state diagram is Example 8.1: A sequential circuit with a) D-flin-flore in Fig. 8.8. Design the sequential circuit with a) D-flin-flore in Fig. 8.8. Example 8.8. Design the sequential circuit with a) D-flip-flops b) T flip-flops c) RS shown and d) JK- flip-flops. fip-flops, and d) JK- flip-flops.



solution: The state table for the state diagram shown in Fig. 8.8 is as given in Table 8.5.

5. Present state		Next s	state	Output		
Present	state	X = 0	x = 1	X = 0	X = 1	
/	.В	AB	AB	Y	Y	
A		0.0	10	0	1	
0 .	1	11	0 0	0	0	
0		10	0 1	1	0	
1.		0 0	10	. 1 ₇	0	

Table 8.5

As seen from the state table there are no equivalent states. Therefore, no reduction is he state diagram. The state table shows that circuit goes through four states, therefore we equire 2 flip-flops (number of states = 2^m, where m = number of flip-flops). Since two p-flops are required first is denoted as A and second is denoted as B.


i) Design using D Flip-Flops an Dedney

pesign using D Flip-Flops


Design using D Flip-Flops

As mentioned earlier, for D flip-flops next states are nothing but the groups, we can directly use next states to determine the flip-flop input the groups. nothing but the flip-flop input will states. Thus, we can directly use next states to determine the flip-flop input will states. of K-map simplification.

K-map Simplification



With these flip-flop input functions and circuit output function we can draw to diagram as follows



pigital t

II) Døsi

excitatic

and Electronics using T flip-flops

using the excitation Timp table for T flip-flop shown in Table 8.6 we can determine the light table for the given circuit as shown in Table 8.7.

Q_n

Q_n

Q_{n+1}

the excitation table for T price to the given circuit a pution table for the given circuit and table given circuit and table given	flip-flop shown as shown in Table	in Table 8.6 w. 8.7.
lising table for the B	Q _{n + 1}	Т
a de la companya de l	0	0
0	1	1
1	0 "	1
1 1 m	· 1/2 1	0


Table 8.6 Excitation table for T flip-flop

	state	Input	Next state		Flip-flop inputs		Output	
present	t state	X	A	В	T _A	T _B	Υ	
A	0	0	0	0	0	0	0	
0	0	1 10 10 10 100	1	0	1 1111	0	Freight personal	
0	1	0 ,	1	1	1	0	0	
0	1	1	0,	0	0	W1	0	
1	0	0	1	0	0	0	1	
	0	1	0	1	1	1	0	
1	1	0	0	0	174	1	1	
1	1	1	1	0	0	1	0	

Table 8.7 Circuit excitation table

The first row of circuit excitation table shows that there is no change in the state for flip-flops. The transition from $0 \rightarrow 0$ for T flip-flop requires input T to be at logic 0. second row shows that flip-flop A has transition $0 \to 1$. It requires the input T_A to be T_A to be at logic 1. Similarly, we can find inputs for each plop for each row in the table by referring present state, next state and excitation table.

let us use K-map simplification to determine the flip-flop input functions and circuit but functions.



Therefore, input function for

 $T_B = AB + BX + AX$, and

Circuit output function = $A\overline{X} + \overline{A}\overline{B}X$ With these flip-flop input functions and circuit output function we can draw the h




Fig. 8.12 (a) & (b) Logic diagram of given sequential circuit using T flip-flops

RS Flip-Flops

RS flip-Flops

Resign table

resign the excitation table RS rup RS flip-flop shown in Table 8.8 we can determine the point the for the given circuit as shown in Table 8.9.

Q_n Q_{n+1}

1.0 - 1111	0 0			and the second
he for the	a_n	Q _{n + 1}	R	s
	0	0	х	0
	0	1	0	1
	1	0	1	- 0
	1	1	0	X

Table 8.8 Excitation table for RS flip-flop

pres	ent	Input	Next	state	1	Flip-flo _l	Output		
sta		X	Α	В	R _A	SA	R _B	SB	Y
A	В	0	0	0	X	0	Х	0	0
0	0	1	1	0	0	1	x	0	1
0	0	0	1	1	0	1	0	x	0
0	1	1	0	0	X	0	1	0	0
0	0	0	1	0	0	х	X	0	1-1
1	0	1	0	1	1	0	0.	1	0
1	1	0	0	0	1	0	1	0	
1	<u>,</u>	1	1	0	0	X	1	0.	0

Table 8.9

The first row of circuit excitation table shows that there is no change in the state for Impflops. The transition from $0 \rightarrow 0$ for RS flip-flop requires inputs R and S to be X respectively. Similarly, we can determine inputs for each flip-flop for each row in ble by referring present state, next state and excitation table. Let us use K-map Mication to determine the flip-flop input functions and circuit output functions.




Fig. 8.13

Therefore input function for
$$R_A = AB\overline{X} + A\overline{B}\overline{X}$$

$$S_A = \overline{A}B\overline{X} + \overline{A}\overline{B}X$$

$$R_B = AB + BX$$

$$S_B = A\overline{B}X \text{ and,}$$
 Circuit output function = $A\overline{X} + \overline{A}\overline{B}X$

With these flip-flop input functions and circuit output function we can draw diagram as follows:




Fig. 8.14 Logic diagram of given sequential circuit using RS flip-flop

Hal Electronics

Design using JK Flip-Flops the excitation table for JK flop-flop shown in Table 8.10 we can determine the the extraction the given circuit as shown in Table 8.11.


Q _n	Q _{n + 1}	J	
0	0	0	
0	1.	1	×
1 1	. 0.	×	243001
1	1 81 8	X F.S	0

Table 8.10 Excitation table for JK flip-flop

		di					P-110p		
preser	nt state	Input	Next :	state		Flip-flop inputs			
A	В	χ .	A	В	. J _A	K _A	J_B	K _B	Output
0	0	0	0	0 Y	0	X	o to m	χ.	0
0	0	1.7	1_^1	0	1	Χ.	. 0	×	1
0	1	0	1	1	1	X '	x-(0.	0
0	17	1	0	0	0	x	J-x	1.	3
1	0	0 <	1- X	. 0	X	0	0	X	1
1	0	1	0	1	X	1	1	X	0
1	· 1·	0	0	0 .	x	1	· x	. 1	~1
1	1	1	1	. 0	X	0	X.	1	0

Table 8.11

The first row of circuit excitation table shows that there is no change in the state for hip-flops. The transition from $0 \to 0$ for JK filp-flop requires inputs J and K to be 0 Tespectively. Similarly, we can determine inputs for each flip-flop for each row in while by referring present state, next state and excitation table. Let us use K-map phication to determine the flip-flop input functions and circuit output functions.






Fig. 8.16 Logic diagram of given sequential circuit using JK flip-flop 8.3 Serial Binary Adder Total of man mention it will enough

Serial adder is a circuit in which bits are added a pair at a time. When speed is at importance, it is a cost-effective only. great importance, it is a cost-effective option to use serial adder.

Mealy-type FSM for Serial Adder

The Fig. 8.17 shows the 1.1

may produce a false output. To eliminate this problem, the external inputs must be allowed to change their state in synchronization with the active edge of clock.

6.40.2 Performance Comparison of Moore and Mealy Models

Table 6.61. Performance Comparison of Moore and Mealy models

S. No.	Moore model	Mealy model
1.	The final output depends only on the present state of memory elements.	The final output depends on the present state of memory elements and the external inputs.
2.	The output changes only after the active clock edge.	Output can change in between the clock edges if the external inputs change.
3.	The implementation of a logic function needs more number of states than Mealy circuit.	Implementation of the same logic function requires less number of states than Moore circuit.

State Diagram of a Moore Circuit

The state diagram of a Moore circuit is slightly modified than the basic state diagram as shown in figure 6.171. The labelling of the directed line now contains only one binary number corresponding to x in which causes the state transition. The output state is now indicated inside the circle. This is because the output Y depends only the present state and independent on input x.




Fig. 6.171.