
Model for synchronous sequential circuit There are two types of schronous sequential circuit

9 moore circuit b) melay circuit


moore circuit: The syn. seq. ckT is called moore ckT.

if the output depends only on the present state of flip-flop.




a, b, c, d= prosent state

b) melay circuit :>> if the output of the syn. sequential Circuit depends on the present state of flip flop & the input of the present state then it is called melay circuit.



a, b, c,d states of melay machine


Q.1 Design a sequential circuit has one ilp & one Olp. The state diagram is shown in figure. Design sequential melay & circuit using ork flip-flop. The state diagram is shown in figure.



Priesent	state B	×		tate x= A+1		X=0	x=1 Y
0	0	0	0	1 0	0	0	1
1	0	1	0	0	1	1	0

Excitation table for J-k flip-flop


Q	n	Qn+1	丁	K
C		O	0	×
C)	J	1	X
1		0	×	1
	1	1	×	0



$$J_A = B\overline{X} + \overline{B}X$$


 $B\widehat{+}X$

(K-map for KA




Digit ,	Priesent	State	ill		4				
. 0	A	B		-	xt state	-	flip 4	lof ill	olp
0	0	0	0	0	1 8+1		Street, Square Street	The same of the same of the same of	KB Y
l.	0	0	1	1	0	1	, ^ *	(6)	× 0 < 1
2	0	1	O	1	1	11	×	1× °	5 0
3	0	1	1	σ	O	-0	X	X I	0
4	1	D	0	1	O	×	O	0 ×	1.
5	1	0	L	0	,	X	1	1 ×	/ 0
₁ 6	1.	1	a	0	0	×	1.	× 1	۹. ا
7	ı	1	1	(0	×	0	× 1	0


$$J_{B} = A \times$$





$$k_B = X + A$$












moose machine :>





obtain the state
table and design
the ext circuit using
minimum number
of JK-flip-flop


Bresen	t Sale	N	ext ste	de		adput
A	0 -e-	1	TB11 Ea 8			•
0	0	0	_	0	1	0 1
0	0	1	0	1	Ī	1
	1	1	١	0	0	0


Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1	excito	ation tab	le for	JK flip	-flor
0 1 1 ×	Q_n	Qn+1	J	K	
	0	0	0	\times	1
110 x 1	0	1	1	×	
1 ,	1	0	×	1	
11 × 0		l	×	0	













7=88+88

YEA & B


	8 - 44	C. 10						
200	Frese	ox state	110	Next	state	JKflif	ali adda	1 016
William No.	9	8	×	P+1	6+1	JA KA	JB KB	Y
0	0	0	0	0	0	0 ×	o ×	0
	0	0	1	0	1/	0 X	1 ×	0
2	0	1	0	1	0	1 x	Хi	1
3	0	1	1	0	1	0 ×	χo	1
4	1	0	0	1	0	X o	0 🗡	1
5	6400	0	1		1	× 0	× 1	1
6		De la companya de la	0/1	1	12	0)	χo	0
	i	t	1 6	0		× 1	X1	0





Step-2: Reduced state

Paesent	Next	state	Out p	tix
State	x'=0		X=0	X=1
a	Ь	_	0	0
b	d	C	1	0
C	C	d	0	1
d		4	10	0
4	a	a		




6.40.2 Performance Comparison of Moore and Mealy Models

Table 6.61. Performance Comparison of Moore and Mealy models

	Table 6.01.1 Giloman	Mealy model
S. No.	Moore model	The final output depends on the present
1.	The final output depends only on the present state of memory elements.	state of memory elements and the external inputs.
2.	The output changes only after the active clock edge.	Output can change in between the clock edges if the external inputs change.
3.	The implementation of a logic function needs more number of states than Mealy circuit.	Implementation of the same logic function requires less number of states than Moore circuit.

State Diagram of a Moore Circuit

The state diagram of a Moore circuit is slightly modified than the basic state diagram as shown in figure 6.171. The labelling of the directed line now contains only one binary number corresponding to x in which causes the state transition. The output state is now indicated inside the circle. This is because the output Y depends only the present state and independent on input x.



(a) Original state diagram

(b) Modified state diagram for a Moore circuit

Fig. 6.171.