### BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF

#### **QUESTION BANK**

Department : CSE

Program Name/Code: B TECH

Course Name/Code: COMPUTER ORGANAIZATION AND ARCHITECTURE / U20CSCT01

Q.No	Question	Weightage	со	Bloom's Level
	UNIT I			(2)
	PART – A	#P #		
1-	Outline about computer Architecture	2	CO1	2
2/	Compare difference between Computer Architecture and Organization?	2	CO1	2
3	Show the Functional Components of a computer.	2	CO1	2
04/	Explain digital computer.	2	CO1	2
5/0	Summarize about Input Unit	2	CO1	2
6,	Infer the types of output Unit	2	CO1	2
7/	Illustrate Memory Unit of computer	2	CO1	2
8.	Outline about Register.	2	CO1	2
9 6	Show the functions of CPU	2	CO1	2
10 🗸	Summarize the functions of ALU	2	CO1	2
	PART – B			Ĭ
1	Show the various registers and their functions.	4	CO1	2
2	Illustrate block diagram of Control Unit and explain.	4	CO1	2
3 🗸	Compare Fetch cycle and Execution Cycle.	4	CO1	2
4	Summarize about memory hierarchy? Cache > 1915ler > RPW	> seamon st	01	2
5	Illustrate the digramatic representation of Instruction cycle state diagram.	4	COI	/ 2
6	Summarize the Register Indirect mode.	4	CO1	2
7	Explain the key characteristics of Computer Memory Systems	4	CO1	2
8	Outline the basic functional units of a computer with neat sketch	4	COI	2
9 .	Relate the knowledge and operation of ALU unit?	4	CO1	2
10	Demonstrate the operations of instruction	4	CO1	2

<sup>(30)</sup> register is a high-speed memory unit used in control processing unit (cpo) of a computer of the length of the register should be 32-bit or memory address saved in multiple register

# BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF

	PART – C			
	Explain about basic functional blocks of computer.	12	COI	2
12	Explain about Instruction set architecture.	12	CO1	2
*3	Summarize Addressing Mode. Explain any 4 types.	12	COI	2
(de)	Classify the types of addressing modes in detail	12	COI	2
0	Outline the instruction Execution cycle and explain it.	12	COI	2
6	Show features of register transfer logic with example.	12	COI	2
7	Summarize the instruction set and its types	12	COI	2

Instruction architecture mode

PC AR THIR OUT R OR TR AC TR

## BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF \_\_\_\_\_

		Signed bit		hor Bluery	
Q.No	Question	= +=,	Weightage	СО	Bloom's Level
	UNIT II			p o	3
	T 1x 2 PART - A		1. 17.7%		St.
1/	Solve the following conversion. Binary to Decimal (1.00101)2 =) (4 15625)10		2	CO2	3
2.	Summarize single precision in IEEE 754 format> 32	bits	2	CO2	2
3-6	Outline the phases of pipelining. stage told, oreade, de	erede,	2	C02	3
4	Explain the algorithm for restoring division technique		2	CO2	3
5 2	Show the execution unit in pipelining. R.C (Control	_	2	CO2	2
6 ~	Classify the types of data hazards. RAW, WAR, WAW		2	C02	2
	Explain about Pipelining.		2	CO2	2
7,0	Interpret the advantage of pipelining.		2	CO2	. 3-
8	1011	me	2	C02	° 3 5
9 /	Identify the functions of the instruction decoder and		Asserted Lieu Pa	CO2	3
	control logic.  PART – B				941
1 -	Summarize signed number representation in detail		4	CO2	2
M <sup>2</sup>	Apply the algorithm and flowchart of Booth's algorith	ım	4	CO2	3
3	in detail  Identify the Fixed and floating point operation in deta	nil	4	C02	2
4	Organize the ripple carry adder with diagram		4	CO2	3 1
5	Construct with example Integer addition and subtraction	on	4	CO2	3
6/	Solve and explain with example Carry look ahead add	er	4	C02	3
7 .	Explain with diagram IEEE 754 format		4	CO2	3
8	Experiment with the execution carry save multiplier		4	CO2	3
9	Explain floating point arithmetic using non restoring		4	C02	2
M <sup>10</sup>	algorithm Solve 11 divide by 3 using Restoring Division Algorit	hm	4	CO2	3 ,
10/10	PART – C				,
1/.	Identify the performance of a pipeline in brief 3.88	,	12	CO229	14 B
	Organize the execution of a complete instruction		12	CO2	3
<u>2</u>	Construct ripple carry adder, look -ahead adder vexample at Magazin	with	12	C02	(3)
M 4	Summarize the floating point arithmetic with example		12	CO2	3
M 4	Solve integer addition with example		12	CO2	3
M6 -	Apply the integer subtraction with example		12	C02	3
M7 -	Explain briefly signed number representation versumber require arithmetic sign	with	12	CO2	3
	Example her humber require arithment sign	1	arthmetic	can of	heo bir

ripple corry adder -> The digital current that module arthmetic sam of two is number.

# BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF \_\_\_\_\_

Q.No	Question	Weightage	CO	Bloom's Level
of the section of the section	CONTRACTOR OF THE CONTRACTOR O		America and strain and a	
HEZ MISSISSI H	PART or A	10		
1/6	Summarize about MIPS (millish instruction per word)	2	CO3	3
Simon 2_1	Classify the types of hazards. oda, grahad, Control	2	CO3	3
3	Construct the stages of pipeline in MIPS architecture.	2	CO3	3
41	Identify MIPS instruction format escod in binary	2	CO3	3
15	Illustrate about stalling in pipeline.	2	CO3	3
STATE OF STREET	Outline the construction of data path. ( )	2	CO3	3
76%	Summarize about Instruction Fetch	2	CO3	2
8	Identify Branch Instructions.	2	CO3	3
09/	Develop control implementation scheme.	2	CO3	3
10	Summarize Control hazards with example.	2	CO3	3
	-65 also berown has borench hazard. PART-B			
( 1	Explain Implementation of MIPS architecture with multiplexers and control lines Sequence of operations	4	CO3	3
2	Compare between Combinatorial and Sequential	4	CO3	3 /
3	Describe about Building a data path	4	CO3	3
14	Explain the Instruction Fetch with diagram	4	CO3	3
5	Identify the Branch Instruction with diagram	4	CO3	3
6	Build the construction steps for data path.	4	CO3	3
17 ,	Explain about MIPS Architecture.	4	CO3	2
8	Utilize the implementation scheme of control lines with diagram.	4	C03	3
91	Explain different types of hazards that occur in a pipeline.	4	CO3	2
<b> </b> 10 ≤	Construct the MIPS implementation in detail with advantages and disadvantages.	4	CO3	3
* ^	TPS PART - C			The Contract of the Contract o
1	Explain in detail in pipeline and its Execution	12	CO3	2
2	Develop in detail about control implementation Scheme	12	CO3	3.
13	Explain in detail Instruction Fetch in brief regular, bod f. share	, 12	CO3	2
14 /	Organize the MIPS Architecture	12	CO3	3
5	Apply Implementation scheme with control lines with diagram	12	CO3	3
0/	Illustrate throughput and speed up with appropriate formula.	12	CO3	3
7	Demonstrate data path implementation scheme with appropriate diagrams.	12	CO3	2

### BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF \_\_

Q.No	Question	Weightage	со	Bloom's Level
	UNIT IV			
	PART - A	(, I so	gant communication in the communication of	egangely, a menor i qui colombre e
01.	Summarize the Parallelism.	2	CO4	2
2/.	Identify the limitations of multicore processor.	2	CO4	3
3.	Classify the types of Flynn's taxonomy. SISP, SIMD, MISD	SISP, SIMD, MISD  OUT 2  IN COLUMN 2  OUT	CO4	2
04	Show the challenges in parallel processing?	2	CO4	2
5.	Identify the main difference in SIMD and GPU	2	CO4	3
6.	Organize the features of GPU.	2	CO4	. 3
07-	Explain the influence of instruction sets.	2	CO4	. 2
8	Explain about graphics processing unit. > single chip	2	CO4	2
9,~	Build the MIMD instruction architecture and explain	2	CO4	3
10 و	d is it crit	2	CO4	3
10 2	PART – B			
	Explain about the architecture of multi-core processor.	4	CO4	· 2
.2	Construct GPU architecture and explain with GPU pipeline.	4	CO4	3
3	Classify the parallel machine. Define different types of parallel machine (block diagram, example).	4	CO4	3 + =
JA.	Explain about graphics card in parallel processing.	4	CO4	2
5	Illustrate Instruction Level Parallelism.	4	CO4	3
6	Explain about parallel processing.	4	CO4	2
7_	Classify organisation of computers using Flynn's criteria.	4	CO4	3
8	Compare CPU and GPU.	4	CO4	2
19	Explain the working principles of GPU	4	CO4	2
10	Explain the challenges of parallel processing	4	CO4	2
	PART – C			
1 V	Explain the categories of Flynn's taxonomy.	12	CO4	2
7 Z.	Build the architecture of multi-core processor.	12	CO4	3
3	Experiment with Instruction Level Parallelism.	12	CO4	* 3
4	Construct the Parallel processors with neat diagram	12	CO4	۰ 3
18.	Outline the applications of GPU in brief	12	CO4	3
1-6	Organize the taxonomy of parallel computers.	12	CO4	3
7	Develop GPU architecture with its configuration.	12	CO4	3

Centur of GPU

- i) two o or three O
- 2) MPEG coding 3) Texture mapping
- H) had wore overlaps ipac/acad/008
  5) Digital of p to floot parcial

Knobbass

Bharath Institute Of Higher Education and Research (BIHER)

### **BHARATH INSTITUTE OF SCIENCE AND TECHNOLOGY** DEPARTMENT OF \_

Q.No	Question	Weightage	co	Bloom's Level
	UNIT V			
	PART – A			
1 -	Analyse cache. Temporary memory	2	CO5	4
2 .	Examine the term TLB? Promobilism of writed morney address of physical	2	CO5	4
3 .	Categorize static memories? RAM, DRAM, SRAM, PROM	2	CO5	4
4 .	Discover the Hit Ratio. not of cache tiles	2	CO5	4
5 •	Compare SRAM and DRAM?	2	CO5	4
6 •	Simplify the usage of USB in modern world.	2	CO5	4
7 •	List out the types of data transfer techniques used with IO interface? DMA, morning map, serial Communation	2	CO5	4
8 •		2	CO5	4 0
90	Analyse the flash memory?  List the advantages of write through cache.	2	CO5	4
10 •	Inspect the disk controller? It word flow of data between	2	CO5	* 4
	PART - B	**	.2	The
1	Examine about TLB.	4	CO5	4
2 4	List the difference between static RAM and dynamic			1
-	RAM.	4	CO5	4
3	Function about USB with neat architecture.	4	CO5	4
<b>4</b>	Examine Direct Memory Access.	4	CO3	4 ,
5	Relationship between CPU registers, Main memory, Secondary memory and cache memory?	4	CO5	4
6	Examine about various exceptions.	4	CO5	4
7	Analyse memory interleaving?	4	CO5	4
8	Organize the characteristics of some common memory technologies.	4	CO5	3
9	Analyse virtual memory? Discuss how paging helps in implementing virtual memory.	4	CO5	4
10	Inference about interrupts? How are they handled?	4	CO5	4
	PART – C			1
1	Dissect about direct and set associative map technique in cache	12	CO5	4
12.	Develop how I/O devices can be interfaced with a block diagram	12	ĆO5	3
3 •	Construct and explain central storage unit.	12	CO5	3
4	Utilize virtual memory and how it used efficiently in Computer system	12	CO5	3
5	Identify the various types of semiconductor RAMs in detail?	12	CO5	3
76.	Analyse the DMA operation? State its advantages?	12	CO5	4
7 -	Inspect SCSI and USB in computer organization in brief?	12	CO5	4

(3) mean memory of the Computer is known as central storage unil

two different TAM

IQAC/ACAD/008