
Name: Tanveer Singh Kahlon

Date: 11/07/2022

Lab 6: Vending Machine with testbench

1. State transition diagram:



2. State encoding table:

Inpo	at		outbut			
Coin	N	D	Q	Dispence	w	
Coin Nickel	1	0	0	Return	X	
Dime	0	1	0	Nicke 1 Referen	У	
Quarter	0	0	,	Dire	/	
				Return	Z	
		ı	I	20imes		

State Encoding State bsa bs1 bso So 0 0 6 Sr 0 0 1 S10 0 1 0 S15 0 1 1 S20 1 0 0

^{3.} State transition table with symbolic state representation and with encoded version, you should include both.

	Present		Inputs			Next State				Outbut			
	ps2	bsi bsi	pso	N	D	@	NS2	NS1	NSO	W	X	y	Z
So	0	0	Q	1	0	0	0	0	_	0	0	0	0
So	0	0	0	0	ı	0	0	ı	0	0	0	0	0
So	0	0	0	0	0	1	0	0	0	1	0	0	O
35	0	0	,	1	0	0	0	1	0	0	0	0	0
85	O	0	ı	0	τ	0	0	1	1	0	0	0	0
55	0	0	1	0	0	1	0	0	0	1	1	0	0
Sio	0	, 	0	1	0	0	0	1	1	0	0	0	0
Sio	0	ı	0	0	t	0	ſ	0	0	0	0	0	0
510	O	(0	0	0	1	0	0	0	1	0	ſ	0
Sis	0	ί	,	1	0	0	1	0	0	0	0	0	0
515	0	,	ı	0	ι	0	0	0	0	1	0	0	O
5,5	0	1	1	0	0	1	0	0	0	1	1	1	0
820	1	0	0	ι	0	0	0	0	0	I	0	0 0 0	0
520	ι	0	0	0	1	0	0	0	0	t	1	0	0
Sgo	l	0	0	0	0	1	0	0	0	1	0	O	1

4. Logic formulas for next state and output:

Equations for Next State

$$NSO = \overline{pS2.pS1.pSO.N + pS2.pS1.pSO.D} + \overline{pS2.pS1.pSO.N}$$

Equations for outputs: -

$$W = \overline{psa}. \overline{psl.pso.a} + \overline{psa}.\overline{psl.pso.a} + \overline{psa}.\overline{psl.pso.a}$$

$$+ \overline{psa}.\overline{psl.pso.D} + \overline{psa}.\overline{psl.pso.a} + \overline{psa}.\overline{psl.pso.a}$$

$$+ \overline{psa}.\overline{psl.pso.D} + \overline{psa}.\overline{psl.pso.a}$$

$$+ \overline{psa}.\overline{psl.pso.D} + \overline{psa}.\overline{psl.pso.a}$$

$$x = \overline{ps2.ps0.ae} + \overline{ps2.ps0.ae} + ps2.\overline{ps1.ps0.D}$$


$$= \overline{ps2.ps0.ae} + ps2.\overline{ps1.ps0.D}$$


$$Y = \overline{ps2} \cdot ps1 \cdot \overline{ps0} \cdot Q + \overline{ps2} \cdot ps1 \cdot ps0 \cdot Q$$


$$= \overline{ps2} \cdot ps1 \cdot Q$$


$$z = ps2. \overline{ps1. pso. a}$$

5. Schematic (combinational logic + resettable FF and outputs) of the FSM:









6. Verilog code for the FSM and test bench using test vectors. The test vectors should test all the possible inputs to the vending machine. The test vector should include at least two cases where excess change has been inserted (1Q + 1 D, 6 N, 2 D + 2 N, ...)

```
a. Verilog Code: module cmpe125_lab6_tanveerkahlon (PS, N, D, Q, clk, reset, NS, W, X, Y, Z); input N, D, Q, reset, clk; output reg [2:0] PS, NS; output reg W,X,Y,Z; always @ (*) begin NS[2] = (\sim PS[2] \& PS[1] \& \sim PS[0] \& D) \mid (\sim PS[2] \& PS[1] \& PS[0] \& N); \\ NS[1] = (\sim PS[2] \& \sim PS[1] \& D) \mid (\sim PS[2] \& PS[1] \& PS[0]); \\ NS[0] = (\sim PS[2] \& \sim PS[0] \& N) \mid (\sim PS[2] \& PS[1] \& PS[0] \& D); \\ end
```


```
always @ (posedge clk, posedge reset)
begin
if (reset)
PS <= 3'b000;
else
PS <= NS:
end
//outputs
always @(*)
begin
W = ((\sim PS[2])\&(\sim PS[1])\&(\sim PS[0])\&Q) \mid ((\sim PS[2])\&(\sim PS[1])\&(PS[0])\&Q) \mid ((\sim PS[2])\&(\sim PS[1])\&(\sim PS[1])\&Q) \mid ((\sim PS[2])\&(\sim PS[1])\&Q) \mid ((\sim PS[2])\&(\sim PS[1])\&Q) \mid ((\sim PS[2])\&Q) \mid ((\sim PS[2])
& (PS[1])& (~PS[0])&Q) | ((~PS[2]) &(PS[1])&(PS[0])&(Q|D)) | ((PS[2])
(\sim PS[1]) (\sim PS[0]) (N|D|Q);
X = (PS[2] \& PS[0] \& Q) | (PS[2] \& PS[1] \& PS[0] \& Q);
Y = \sim PS[2] \& PS[1] \& Q;
Z = PS[2] \& \sim PS[1] \& \sim PS[0] \& Q;
end
Endmodule
b. Test Bench Code:
module vm_tb();
reg D, Q,N, clk, reset;
reg Dispense exp, Ret Nickel exp, Ret Dime exp, Ret 2Dime exp;
wire [2:0] PS, NS;
wire Dispense, Ret Nickel, Ret Dime, Ret 2Dime;
reg [31:0] vectornum, errors;
reg [6:0] testvectors[10000:0];
cmpe125_lab6_tanveerkahlon test (.PS(PS), .N(N), .D(D), .Q(Q), .clk(clk), .reset(reset),
.NS(NS),
.W(Dispense), .X(Ret Nickel), .Y(Ret Dime), .Z(Ret 2Dime));
always
begin
clk = 1; #5; clk = 0; #5;
end
initial
begin
$readmemb ("test_vector.tv", testvectors);
vectornum = 0; errors = 0;
reset = 1; #10; reset = 0;
end
```

```
always @(posedge clk)
begin
{N,D, Q, Dispense exp, Ret Nickel exp, Ret Dime exp, Ret 2Dime exp} =
testvectors[vectornum];
End
always @ (negedge clk)
if (~reset)
begin //skip cycles during reset
if(Dispense!== Dispense exp) begin //check result
$display("Error:inputs Nickel, Dime, and Quarter = %b with current state %b", {N, D,
Q}, PS);
$display("output Dispense = %b (%b expected)", Dispense, Dispense_exp);
errors = errors + 1;
end
if (Ret Nickel !== Ret Nickel exp) begin // checx result
$display("Error: inputs Nickel, Dime, and Ouarter = %b with current state %b", {N, D,
Q}, PS);
$display(" output Return Nickel = %b (%b expected)", Ret Nickel, Ret Nickel exp);
errors = errors + 1;
if(Ret Dime !== Ret Dime exp) begin //checx result
$display("Error: inputs Nickel, Dime and Quarter = %b with current state %b", {N, D,
Q}, PS);
$display(" output Return Dime = %b (%b expected)", Ret_Dime, Ret_Dime_exp);
errors = errors + 1;
end
if
(Ret 2Dime !== Ret 2Dime exp) begin // check result
$display("Error: inputs Nickel, Dime, and Quarter = %b with current state %b", {N, D,
Q}, PS);
$display(" output Return two Dimes = %b (%b expected) ", Ret 2Dime,
Ret 2Dime exp);
errors = errors + 1;
end
vectornum = vectornum + 1;
if (testvectors [vectornum] === 7'bx) begin
$display("%d tests completed with %d error", vectornum, errors);
$finish;
end
end
```


endmodule

c. Test Vector: 000_0000 001_1000 100_0000 100_0000 100_0000 100_0000 100_1000 100_0000 100_0000 010_0000 010_1100 010_0000 001_1010 100_0000 010_0000 100_0000 001_1001 010_0000 100_0000 010_1000 010_0000 100_0000 001_1110 100_0000 001_1100

7. Screenshots of the compiled Verilog without error:



8. Screenshots of the simulation results:



9. A summary describing verification of the implemented logic with the simulation results:

In this lab FSM is designed to function a vending machine which takes three inputs which are nickel, dime and quarter and output as Despenser, nickel, dime, and quarter. First, designed

the state diagram which shows how the vending machine would work though the inputs. After that, checked all the inputs and made a encoding tables to make sure how the inputs will be using throughout the simulation. Then implemented the state transition table which shows the current and next state of the input, also it shows the output as well. Then minimized all the equations for next state and outputs which are used to make the handmade schematic. After designed the schematic, this implementation designed in Verilog coding, and included the test bench.