## Lab 4 answer:

		E	X			EX	WB		
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	MemRead	MemWrite	RegWr	MemtoReg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	х	0	0	1	0	0	1	0	Х
beq	х	0	1	0	1	0	0	0	Х
I-format	0	1	*	1	0	0	0	1	0
addi	1	0	0	1	0	0	0	1	0

<sup>\*</sup>depends on the operation

## Instruction-time diagram

	<b>C1</b>	C2	С3	C4	<b>C5</b>	C6	<b>C7</b>	C8	С9	C10	C11	C12	C13	C14
slt	IF	ID	EX	MEM	WB									
la		IF	ID	EX	MEM	WB								
lb			IF	ID	EX	MEM	WB							
lb				IF	ID	EX	MEM	WB						
xori					IF	ID	EX	MEM	WB					
andi						IF	ID	EX	MEM	WB				
xor							IF	ID	EX	MEM	WB			
bne								IF	ID	EX	MEM	WB		
slti									IF	ID	EX	MEM	WB	
SW										IF	ID	EX	MEM	WB

## Datapath and control signals for Cycle 9:

