# Fatima Jinnah Women University, Rawalpindi

# "PROJECT"

**COURSE:** 

**COMPUTER ARCHITECTURE AND LOGIC DESIGN** 

**SUBMITTED TO:** 

**MAM IRUM MATLOOB** 

**SUBMITTED BY:** 

LAIBA SOHAIL (2021-BSE-016)

TANZEELA ASGHAR (2021-BSE-032)

NEHA AMJAD (2021-BSE-024)

**SECTION:** 


 $\mathbf{A}$ 


**DATE:** 


11/01/2023


# Simulate the instructions on abstract level.

### **INSTALLATION OF XILINX:**











# **ARITHMETIC AND LOGIC UNIT:**


# For AND:




# **FOR OR:**



#### **FOR ADD:**




#### **FOR XOR:**




### **FOR NOR:**




#### **FOR SUBTRACT:**




### **FOR SET ON LESS THAN:**




## **FOR SHIFT LEFT:**




#### **FOR SHIFT RIGHT:**




#### **FOR SHIFT RIGHT ARITHMETIC:**




# **FOR SIGNED ADD:**



#### FOR SIGNED SUBTRACT




# **SCHEMATIC DIAGRAM:**





MUX:

**FOR SET BIT 0:** 





# **FOR SET BIT 1:**






# **SIGN EXTENSION:**






### **TBCPU:**




### **INSTRUCTION MEMORY:**




# **CONTROL UNIT:**


#### LOAD:




### **STORE:**





### **JUMP:**







# **DATA MEMORY:**







# **REGISTER FILE:**





# **PROGRAM COUNTER:**





					1	11			_		2,	.000,960 ps	
Name	Value		2,000,100 ps	2,000,200 ps	2,000,300 ps	[2,000,400 ps	2,000,500 ps	2,000,600 ps	2,000,700 ps	2,000,800 ps	2,000,900	[2,001,000 ps	2,001,100 ps
l₄ dk	1												
l₄ rst	1			$\pi\pi\pi$	יתתת						תת		
▶ 🖷 pc_to_adi	10101111						1010111110	11001000000000000	001100				
▶ 👹 instructio	10101111						1010111110	100100000000000	001100				
▶ 🕌 instructio	10101111						1010111110	100100000000000	001100				
▶ 🕌 signal_da	0011							0011					
Un signal_re	1												
Un signal_re	1												
Un signal_re	0												
Um signal_ali	0												
▶ 👹 signal_alı	0100							0100					
signal_pc	101							101					
reg_wado	10010							10010					
▶ 🖷 reg_rdata	00110010						0011001001	100100000000000	000000				
▶ 🦬 reg_rdata	10101111						1010111110	100010000000000	001000				
reg_wdat	10001111						10001111110	10000000000000000	000100				
▶ ■ alu_opera	00001000						0000100000	00000000000000000	000000				
▶ ■ alu_result	10001111						10001111110	1100010000000000	001000				
Un alu_flag_c	0												
Un alu_flag_:	0												
▶ W datamem	10001111						10001111110	100010000000000	001000				
▶ 🕌 reg_raddi	11101							11101					
▶ 🖷 reg_radd	10010							10010					
		X1: 2,0	000,960 ps										
( )		<									Act	ivate Windows	

