

Fatima Jinnah Women University, Rawalpindi

“PROJECT”

COURSE :

COMPUTER ARCHITECTURE AND LOGIC DESIGN

SUBMITTED TO :

MAM IRUM MATLOOB

SUBMITTED BY :

LAIBA SOHAIL (2021-BSE-016)

TANZEELA ASGHAR (2021-BSE-032)

NEHA AMJAD (2021-BSE-024)

SECTION :



A



DATE :

11/01/2023

Simulate the instructions on abstract level.


INSTALLATION OF XILINX:






ARITHMETIC AND LOGIC UNIT:


For AND:




FOR OR:




FOR ADD:




FOR XOR:




FOR NOR:




FOR SUBTRACT:




FOR SET ON LESS THAN:




FOR SHIFT LEFT:




FOR SHIFT RIGHT:




FOR SHIFT RIGHT ARITHMETIC:




FOR SIGNED ADD:



FOR SIGNED SUBTRACT




SCHEMATIC DIAGRAM:





MUX:



FOR SET BIT 0:




FOR SET BIT 1:





SIGN EXTENSION:



TBCPU:




INSTRUCTION MEMORY:





CONTROL UNIT:



LOAD:





DATA MEMORY:




REGISTER FILE:



PROGRAM COUNTER:



CPU:



Name	Value
clk	1
rst	1
pc_to_address[31:0]	1010111110110010000000000000
instruction[31:0]	1010111110110010000000000000
instruction_signextended[31:0]	1010111110110010000000000000
signal_data_mem_wren[3:0]	0011
signal_reg_file_wren	1
signal_reg_file_dmux_select	1
signal_reg_file_rmux_select	0
signal_alu_mux_select	0
signal_alu_control[3:0]	0100
signal_pc_control[2:0]	101
reg_waddr[4:0]	10010
reg_rdata0[31:0]	0011001001010010000000000000
reg_rdata1[31:0]	1010111110110001000000000000
reg_wdata[31:0]	1000111110110000000000000000
alu_operand1[31:0]	0000100000000000000000000000
alu_result[31:0]	1000111110110001000000000000
alu_flag_overflow	0
alu_flag_zero	0
datamemory_rdata[31:0]	1000111110110001000000000000
reg_radd0[4:0]	11101
reg_radd1[4:0]	10010

