

CS 110 Computer Architecture RISC-V III

Instructors:

Siting Liu & Chundong Wang

Course website: https://toast-

lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2024/index.html

School of Information Science and Technology (SIST)

ShanghaiTech University

Administrative

- HW2, due Mar. 22nd
- Lab 3 with tutorial to Venus available today, play with venus to understand better about RISC-V assembly

https://venus.cs61c.org/

- Proj1.1 release soon! Start early!
- Discussion this week on RISC-V assembly & CALL, very useful for Proj1.1 by TA Chao Yang at teaching center 301; also cover some of the (RISC-V) questions from previous exams

Outline

- Encoding of RISC-V instructions
 - R-type
 - I-type arithmetic and logic
 - I-type load
 - S-type store
 - B-type
 - J-type
 - U-type
- CALL (compiler, assembler, linker & loader)

Where are we?

```
temp = v[k];
        High Level Language
                                            v[k] = v[k+1];
          Program (e.g., C)
                                            v[k+1] = temp;
                     Compiler
                                                  t0, 0(s2)
                                                  t1, 4(s2)
        Assembly Language
                                                  t1, 0(s2)
                                            SW
        Program (e.g., RISC-V)
                                                  t0, 4(s2)
                                            SW
                     Assembler
                                                                               We are here!
                                            0000 1001 1100 0110 1010 1111 0101 1000
         Machine Language
                                            1010 1111 0101 1000 0000 1001 1100 0110
          Program (RISC-V)
                                            1100 0110 1010 1111 0101 1000 0000 1001
                                            0101 1000 0000 1001 1100 0110 1010 1111
   Machine
Interpretation
                                                Register File
 Hardware Architecture Description
        (e.g., block diagrams)
                                                   ALU
 Architecture
Implementation
      Logic Circuit Description
    (Circuit Schematic Diagrams)
```

RV32I Instruction Encoding

~ High Bit ~ Low Bit 25 24 15 14 31 30 21 20 19 12 11 funct7 opcode R-type rs2rs1 funct3 rdimm[11:0] funct3 opcode | I-type rs1 rdimm[11:5]imm[4:0]funct3 opcode | S-type rs2rs1 imm[12]imm[10:5]rs2 imm[4:1]imm[11]funct3 opcode B-type rs1 imm[31:12] opcode U-type rd

All 32-bit in length (not the case in RVC)

imm[11]

imm[10:1]

imm[20]

Generally, fields are aligned if present (rs1, rs2, rd, funct3, funct7, opcode)

imm[19:12]


Different number/type of operands/result

J-type

opcode

rd


R-Format



Assembly: Operation rd, rs1, rs2

rd, rs1, rs2 unsigned numbers, represent No. of regs.

R-Format




Assembly: Operation rd, rs1, rs2


funct7/funct3/opcode fields:

- opcode: 0b0110011 for RV32I R-format arithmetic/logic operations
- funct7/funct3 together decide the type of operation

R-Format Example



Assembly: add x2,x0,x1



Machine code: concatenate all fields 0000_0000_0001_0001_00001 0011 0x00100133

R-Format—All Instructions

Assembly: Operation rd, rs1, rs2

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	X0R
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	0R
0000000	rs2	rs1	111	rd	0110011	AND

funct7/funct3 together decide the operation

I-Format Arithmetic & Logic


31	30	25	24	21	20	19	15	14	12 11	8	7	6	0	
	funct7			rs2		rs1	7	funct	3	$^{\mathrm{rd}}$		opc	ode	R-type
	7			5		5		3		5		7	•	***
	in	nm[1]	1:0]			rs1	20	funct	3	$^{\mathrm{rd}}$		opc	ode	I-type
		12	2											

Assembly: Operation rd, rs1, imm


Register-immediate type


- imm: 12 bits, hold values for [-2048, 2047]
- imm sign-extended before operations (sign-extension done in hardware)
- Opcode 0b0010011 for I-type arithmetic/logic operations

I-Format Example I




Assembly: addi x2, x0, 1234





I-Format Example II



Assembly: addi x2, x0, -1234

101100101110 00000 000 00010 0010011

2's complement

Look up the green card



Machine code: concatenate all fields 1011_0010_1110_0000_0000_0001_0001_0011 0xb2e00113

I-Format

imm[11:0]	rs1	funct3	rd	opcode	I-type
12	5	3	5	7	-

0000000	shamt[4:0]	src	001	dest	0010011	SLLI
0000000	shamt[4:0]	src	101	dest	0010011	SRLI
0100000	shamt[4:0]	src	101	dest	0010011	SRAI

Register-immediate type

- imm: 12 bits, hold values for [-2048, 2047] Not for shift operations
- shamt not sign-extended before operations for shifts
- Opcode 0b0010011 for I-type arithmetic/logic operations
- Shift is specialized, since shift more than 31 bits is meaningless

I-type encoding

I-Format Arithmetic & Logic

imm[11:0]	rs1	funct3	$^{\mathrm{rd}}$	opcode	I-type
12	5	3	5	7	-

imm	src	000	dest	0010011	ADDI
imm	src	010	dest	0010011	SLTI
imm	src	011	dest	0010011	SLTIU
imm	src	100	dest	0010011	XORI
imm	src	110	dest	0010011	ORI
imm	src	111	dest	0010011	ANDI


0000000	shamt[4:0]	src	001	dest	0010011
0000000	shamt[4:0]	src	101	dest	0010011
0100000	shamt[4:0]	src	101	dest	0010011

Same as corresponding R-type funct3 SLLI

SRLI

SRAI

I-Format Load



Assembly: lw/lhu/lh/lb/lbu rd, (imm)rs1

- Opcode: 0b0000011 for RV32I I-format load operations
- funct3:
 - First bit indicates signed(0)/unsigned(1)
 - Last 2 bits indicates w(10)/h(01)/b(00)

I-Format Load

imm[11:0]	rs1	funct3	$^{ m rd}$	opcode I-typ
12	5	3	5	7

Assembly: lw/lhu/lh/lb/lbu rd, imm(rs1)

imm	src	000	dest	0000011	LB
imm	src	001	dest	0000011	LH
imm	src	010	dest	0000011	LW
imm	src	100	dest	0000011	LBU
imm	src	101	dest	0000011	BHU

2's complement

I-Format Load Example

imm[11:0]	rs1	funct3	rd	opcode	I-type
12	5	3	5	7	-

Assembly: lw/lhu/lh/lb/lbu rd,imm(rs1)

imm	src	000	dest	0000011	LB
imm	src	001	dest	0000011	LH
imm	src	010	dest	0000011	LW
imm	src	100	dest	0000011	LBU
imm	src	101	dest	0000011	BHU

2's complement


Assembly: lbu x18, -1(x17)

FFF	10001	100	10010	0000011
-----	-------	-----	-------	---------

Machine code

1111_1111_1000_1100_1001_0000_0011 0xFFF8c903


S-Format Store



Assembly: sw/sh/sb rs2,imm(rs1)

- Opcode: 0b0100011 for RV32I S-format store operations
- funct3:
 - Last 2 bits indicates w(10)/h(01)/b(00)
 - First bit 0


S-Format Store Instructions



Assembly: sw/sh/sb rs2,imm(rs1)

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

S-Format Store Example



Assembly: sw x20,-31(x21)

1111111 10100	10101 010	00001 0100011
---------------	-----------	---------------

Machine code: 1111_1111_0100_1010_1010_0000_1010_0011

0xFF4aa0a3

B-Format Conditional Branch

		5	3	5	7	
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
7	5		3.0	35 3888 38	- 16	
imm[12] $imm[10:5]$	rs2	rs1	funct3	imm[4:1] imm[11]	opcode	B-type

Assembly: bne/beq/blt/bltu/beg/begu rs1, rs2, label

- Opcode: 0b1100011 for RV32I B-format branch operations
- How to represent label?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

C Loop Mapped to RISC-V Assembly

```
int A[20];
int sum = 0;
for (int i=0; i < 20; i++)
   sum += A[i];
```

```
# Assume x8 holds pointer to A
# Assign x10=sum
  add \times 9, \times 8, \times 0 # \times 9 = \&A[0]
  add x10, x0, x0 # sum=0
  add x11, x0, x0 \# i=0
  addi x13, x0, 20 \# x13=20
Loop:
  bge x11, x13, Done
  lw \times 12, 0(\times 9) \# \times 12 = A[i]
  add x10, x10, x12 \# sum +=
  addi x9, x9, 4 # &A[i+1]
  addi x11,x11,1 # i++
  j Loop
Done:
```

PC-Relative Addressing

- PC-relative addressing: use the immediate field as a two'scomplement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify ± 2¹¹ 'unit' addresses from the PC
- Recall
 - Each instruction is 4-byte wide (4-byte aligned)
 - Address is multiple of 4, least significant 2 bits "00"
 - Can use bits [13:2] for imm
 - Can specify ± 2¹³ 'unit' addresses from the PC
 - But, to support RVC (16-bit/2-byte instruction) extension, [12:1] for imm/offset, can specify ± 2¹² 'unit' addresses from the PC
- Opposite to it, absolute addressing (use full address)

Disassembly of section

B-Format Conditional Branch

	7	5	5	3	5		7	
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode	B-type

Assembly: bne/beq/blt/bltu/beg/begu rs1, rs2, label

- Opcode: 0b1100011 for RV32I B-format branch operations
- Label: PC-relative addressing, concatenate imm[12], imm[11], then imm[10:5] and imm[4:1] as offset (sign-extended)

B-Format Conditional Branch Example

```
5
                                5
                                       3
                                      funct3
                                            imm[4:1] | imm[11]
imm[12]
       imm[10:5]
                                                          opcode B-type
                     rs2
                                rs1
                                 # Assume x8 holds pointer to A
       rs1 = 01011
                                 # Assign x10=sum
       rs2 = 01101
                                   add x9, x8, x0 # x9=&A[0]
                                   add x10, x0, x0 # sum=0
       opcode = 1100011
                                   add x11, x0, x0 \# i=0
                                   addi x13, x0, 20 \# x13=20
       funct3 = 101
                                 Loop:
       imm/offset
                           PC \longrightarrow bge x11, x13, Done
                                   lw \times 12, 0(\times 9) \# \times 12 = A[i]
     = 6 instructions
                                   add x10, x10, x12 \# sum +=
     = 24 bytes
                                   addi x9, x9, 4 # &A[i+1]
                                   addi x11,x11,1 # i++
 000000011000
                                   j Loop
                                 Done: # some instruction
```

B-Format Conditional Branch Example

```
rs1 = 01011
                      000000
                             01101
     rs2 = 01101
     opcode = 1100011
     funct3 = 101
     imm/offset
     6 instructions
   = 24 bytes
000000011000
```

Machine code

1100

01011 101

0x00d5dc63

1100011

B-Format Branch Instructions

7	5	5	3	5		7	
imm[12] $imm[10:5]$	[5] rs2	rs1	funct3	imm[4:1]	imm[11]	opcode	B-type

Assembly: bne/beq/blt/bltu/beg/begu rs1,rs2,imm/offset

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU

Further on Conditional Branch

- To support RVC (16-bit/2-byte instruction) extension, [12:1] for imm/offset, can specify ± 2¹² 'unit' addresses from the PC
- Equivalent to ± 2¹⁰ 32-bit instructions
- What if jump to farther away?

```
beq x10, x0, far
# next instruction
```


```
bne x10, x0, next
next: # next instruction
j far
j gets 20-bit imm
```

J-Format Jump Instruction

Assembly: jal rd, label

- Recall jal does 2 things:
 - Store PC+4 to rd as return address
 - Jump to label = PC + offset(imm)
- Label translated by assembler to a 20-bit offset (encoded similar to Branch offset)
- Can access ± 2²⁰ 'unit' addresses from the PC
- ± 2¹⁸ 32-bit instructions

I-Format Jump Instruction



Assembly: jalr rd, rs1, imm


- Recall jal does 2 things:
 - Store PC+4 to rd as return address
 - Jump to label = rs + offset(imm)
- imm can hold values between [-2048,2047]
- Unlike JAL, include the last 0 using I-format


True or False

• If we move all of code, the branch immediate field does not change.

True

Because it utilizes PC-relative addressing/offset





U-Format (Something New)

		5	7			
	imr	rd	opcode	U-type		
imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode	J-type

Load upper immediate: lui rd, imm

$$rd = imm << 12$$

- Can be used to create long immediates to registers along with addi
 - Previously, it was 12-bit, e.g., addi x1, x0, 2047

lui x5, 0xABCDE

0xABCDE000 x5

addi x5, x5, 0x123

0xABCDE123 x5

Registers

li x5, 0xABCDE123 A pseudo-instruction

Corner Cases

li x5,0xDEADBEEF

This is automatically handled by li without considering the details

Registers

lui x5, 0xDEADB

0xABCDE000

x5

addi x5, x5, 0xEEF



x5



lui x5, 0xDEADC

addi x5, x5, 0xEEF

U-Format

		5	7			
	imr	n[31:12]		rd	opcode	U-type
imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode	J-type

Add upper immediate PC: auipc rd, imm

• rd = PC + (imm. << 12)

auipc x5, 0xABCDE

0xABCDE000 + PC

x5

- lui opcode: 0b0110111
- auipc opcode: 0b0010111

LUI and AUIPC

Call function with 32-bit absolute address

```
lui x5, <hi20bits>
jalr ra, x5, <lo12bits>
```

- Jump PC-relative with 32-bit offset auipc x5, <hi20bits>
 jalr ra, x5, <lo12bits>
- Obtain PC value
 auipc x5, 0

Store/load with PC-relative 32-bit offset/32-bit absolute address auipc x5,<hi20bits>/lui x5,<hi20bits>
 sw/lw rd, (<lo12bits>)x5

U-type encoding

Instruction Decoding

- Given an instruction in binary, how to interpret
- Reverse the procedure translating an instruction to machine code
 - Look up opcode/funct3/funct7 to identify type & operation
 - Find out rs1/rs2/rd/imm value, whichever presents

Summary

31	30 25	24 21	20	19	15 14	12 11	8	7	6 0	
	funct7	rs	s2	rs1	funct	3	$^{\mathrm{rd}}$		opcode	R-type
	70 499	100 2-495			-					_
	$_{ m imm}[1$	1:0]		rs1	funct	3	$^{\mathrm{rd}}$		opcode	I-type
20	742 47370 - 77472			**	100			-100	Q	-
in	nm[11:5]	rs	s2	rs1	funct	3	imm[4:0])]	opcode	S-type
									·	→ 100000
imm[12]	$] \mid \text{imm}[10:5]$	rs	s2	rs1	funct	$3 \mid \text{imn}$	$n[4:1] \mid im$	m[11]	opcode	B-type
										-000000
		imm[3	1:12]				$^{\mathrm{rd}}$		opcode	U-type
										- 0.0000 00
imm[20]] imm[1	0:1]	[imm[11]]	imn	n[19:12]		$^{\mathrm{rd}}$		opcode	J-type

	imm[31:12]			rd	0110111	LUI
	imm[31:12]	rd	0010111	AUIPC		
imi	m[20 10:1 11 19]	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:	0]	rs1	001	rd	0000011	LH
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:	0]	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	0]	rs1	000	rd	0010011	ADDI
imm[11:	rs1	010	rd	0010011	SLTI	
imm[11:	rs1	011	rd	0010011	SLTIU	
imm[11:	rs1	100	rd	0010011	XORI	
imm[11:	rs1	110	rd	0010011	ORI	
imm[11:	0]	rs1	111	rd	0010011	ANDI

0000000)	shar	nt.	rs1	001	rd	0010011
0000000		shar		rs1	101	rd	0010011
0100000		shar		rs1	101	rd	0010011
0000000		rs2	000-00000-0000-0000-0000-0000-0000-0000-0000	rs1	000	rd	0110011
0100000		rs2		rs1	000	rd	0110011
0000000		rs2		rs1	001	rd	0110011
0000000		rs2		rs1	010	rd	0110011
0000000		rs2		rs1	011	rd	0110011
0000000		rs2		rs1	100	rd	0110011
0000000		rs2		rs1	101	rd	0110011
0100000		rs2		rs1	101	rd	0110011
0000000	201	rs2		rs1	110	rd	0110011
0000000		rs2		rs1	111	rd	0110011
0000	pre		succ	00000	000	00000	0001111
0000	000		0000	00000	001	00000	0001111
	000000		7000	00000	000	00000	1110011
	000000	707.7		00000	000	00000	1110011
000	csr						1110011
	csr	NIC	1	n^{rs}	C11	$\frac{rd}{rd}$	1110011
CSI VOL				$O \mid \mid$	$\frac{1}{\text{rd}}$	1110011	
csr			zimm	101	rd	1110011	
csr				zimm	110	rd	1110011
	csr						
csr				zimm	111	rd	1110011

SRLI **SRAI** ADD SUB SLL SLT SLTU XOR SRLSRA OR AND **FENCE** FENCE.I **ECALL EBREAK CSRRW CSRRS CSRRC CSRRWI CSRRSI CSRRCI**

SLLI