# Heriot Watt University Rigorous Methods for Software Engineering A High Integrity Software Development Exercise

Vytautas Tumas

October 21, 2015

# Contents

1	Intr	roduction	1
2	$\mathbf{Ass}$	umptions	1
3	Cla	ss Diagram	2
4	List	ing files	2
	4.1	Alarm	2
		4.1.1 Specification	2
		4.1.2 Body	3
	4.2	Console	3
		4.2.1 Specification	3
		4.2.2 Body	4
	4.3	Sensors	5
		4.3.1 Specification	5
		4.3.2 Body	5
	4.4	EscapeValve	6
		4.4.1 Specification	6
		4.4.2 Body	7
	4.5	AVP	7
		4.5.1 Specification	7
		4.5.2 Body	8
5	Rep	port	9
6	Res	sults	11
	6.1	env_1.dat	11
	6.2	env_2.dat	13
7	Pog	gs reports	15
	7.1	· •	15
	7.2		18
	7.3		22
	7.4		26
	7.5	•	30

# 1 Introduction


The aim of the coursework was to produce a software based Automatic Vessel Protection (AVP) system using the SPARK approach to high integrity Ada. The task was to develop the system-critical control component as well as the implementation details of the boundary packages.

# 2 Assumptions

Here is a list of assumptions made during the development of the system:

- Because this is an embedded system, I've assumed that Sensor count will not exceed 3, thus I used three variables to store their value instead of an array.
- I've assumed that once the escape valve is enabled, it can only be disabled if the reset mechanism is enabled.

# 3 Class Diagram



# 4 Listing files

# 4.1 Alarm

#### 4.1.1 Specification

```
DATE : 21-OCT-2015 10:47:37.70
```

```
with Console;
package body Alarm
is
Line
                State: Boolean;
procedure Enable
is
                 is
begin
    Console.Inc_Alarm_Cnt;
    State := True;
end Enable;
    10
                   Flow analysis of subprogram Enable performed (information-flow mode): no errors found.
    11
                  procedure Disable
    ^{1\,2}_{1\,3}
                 begin
State := False;
end Disable;
                   Flow analysis of subprogram Disable performed (information-flow mode): no errors found.
+++
   17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23
                  function Enabled return Boolean
                  begin return State; end Enabled;
                   Flow analysis of subprogram Enabled performed (information-flow mode): no errors found.
+++
   24 \\ 25 \\ 26 \\ 27
          begin
-- init
State := False;
end Alarm;
   28
                   Flow analysis of package initialization performed: no errors found.
+++
Note: Flow analysis mode is automatic
--End of file ---
```

## 4.2 Console

#### 4.2.1 Specification

DATE : 21-OCT-2015 10:44:13.36

```
Line

1 package Console
2 —# own Reset_Status, Alarm_Cnt;
3 —# initializes Reset_Status, Alarm_Cnt;
4 is
5 Reset_Status: Boolean;
6 Alarm_Cnt: Integer;
7
8 procedure Enable_Reset;
9 —# global out Reset_Status;
10 —# derives Reset_Status from;
11
12 procedure Disable_Reset;
13 —# global out Reset_Status;
14 derives Reset_Status from;
15
16 function Reset_Enabled return Boolean;
17 —# global in Reset_Status;
18
19 procedure Inc_Alarm_Cnt;
20 —# global in out Alarm_Cnt;
21 —# derives Alarm_Cnt from Alarm_Cnt;
22
23 procedure Reset_Alarm_Cnt;
24 —# global out Alarm_Cnt;
25 —# derives Alarm_Cnt from;
26
```

```
27 function Alarm_Cnt_Value return Integer;
28 --# global in Alarm_Cnt;
29
30 end Console;

Note: Flow analysis mode is automatic

--End of file
```

#### 4.2.2 Body

```
DATE : 21-OCT-2015 10:47:37.68
Line
         package body Console is
procedure Enable_Reset
              begin
              Reset_Status := True;
end Enable_Reset;
                 Flow analysis of subprogram Enable-Reset performed (information-flow mode): no errors found.
+++
              procedure Disable_Reset
              is
begin
    Reset_Status := False;
end Disable_Reset;
   10
   \frac{11}{12}
+++
                 Flow analysis of subprogram Disable_Reset performed (information-flow mode): no errors found.
   \frac{13}{14}
              function Reset_Enabled return Boolean
   15
16
17
18
              begin
return Reset_Status;
end Reset_Enabled;
                 Flow analysis of subprogram Reset_Enabled performed (information-flow mode): no errors found.
+++
   19
   20
21
22
               procedure Inc_Alarm_Cnt
              ıs
begin
              begin
   -- prevent overflow
   if Alarm_Cnt < Integer 'Last then
      Alarm_Cnt := Alarm_Cnt + 1;
   end if;
end Inc_Alarm_Cnt;</pre>
   23
   ^{24}
   25
26
27
                 Flow analysis of subprogram Inc_Alarm_Cnt performed (information-flow mode): no errors found.
+++
   28
   29
30
31
32
33
               procedure Reset_Alarm_Cnt
              is
begin
    Alarm_Cnt := 0;
end Reset_Alarm_Cnt;
                 Flow analysis of subprogram Reset_Alarm_Cnt performed (information-flow mode): no errors found.
+++
   34 \\ 35 \\ 36 \\ 37 \\ 38
              function Alarm_Cnt_Value return Integer
              is
begin
              return Alarm_Cnt;
end Alarm_Cnt_Value;
   39
                 Flow analysis of subprogram Alarm_Cnt_Value performed (information-flow mode): no errors found.
+++
         ^{4\,1}_{4\,2}
   43
   44
                 Flow analysis of package initialization performed: no errors found.
+++
   \begin{smallmatrix}4\,5\\4\,6\end{smallmatrix}
```

--End of file-----

## 4.3 Sensors

## 4.3.1 Specification

```
DATE : 20-OCT-2015 10:55:16.81
       package Sensors

--# own State;

--# initializes State;
            Init_Value: constant := 0;
Undef_Value: constant := 200; -- range of valid pressure readings is 0..199. A value of 200 denotes an und
            subtype Sensor_Type is Integer range 0..200; subtype Sensor_Index_Type is Integer range 1..3;
   10
            procedure Write_Sensors(Value_1, Value_2, Value_3: in Sensor_Type);
--# global out State;
--# derives State from Value_1, Value_2, Value_3;
   11
   12
   13
14
15
16
             \begin{array}{lll} function & Read\_Sensor(Sensor\_Index: in & Sensor\_Index\_Type) & return & Sensor\_Type; \\ --\# & global & in & State; \end{array} 
            function Read_Sensor_Majority return Sensor_Type; --# global in State;
   18
   19
   20
   21 end Sensors;
Note: Flow analysis mode is automatic
--End of file ---
```

# 4.3.2 Body

```
Listing of SPARK Text
Examiner GPL 2012
Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.
                                               DATE : 21-OCT-2015 10:51:46.13
Line
           package body Sensors
--# own State is Sensor_1 , Sensor_2 , Sensor_3;
                  -- initializing at 0 might be bad
Sensor.1: Sensor.Type;
Sensor.2: Sensor.Type;
Sensor.3: Sensor.Type;
                  procedure Write_Sensors(Value_1, Value_2, Value_3: in Sensor_Type)
--# global out Sensor_1, Sensor_2, Sensor_3;
--# derives Sensor_1 from Value_1 & Sensor_2 from Value_2 & Sensor_3 from Value_3;
    10
11
    12
    13
14
15
16
17
18
                  begin
                  Sensor_1 := Value_1;
Sensor_2 := Value_2;
Sensor_3 := Value_3;
end Write_Sensors;
                     Flow analysis of subprogram Write-Sensors performed (information-flow mode): no errors found.
+++
   19
20
21
22
                 function Read_Sensor(Sensor_Index: in Sensor_Index_Type) return Sensor_Type --# global in Sensor_1, Sensor_2, Sensor_3; is
                           : Sensor-Type := Init-Value;
   23
24
25
26
27
28
29
30
                        in
if Sensor_Index < Sensor_Index_Type'Last then
if Sensor_Index = 1 then
    t := Sensor_1;
elsif Sensor_Index = 2 then
    t := Sensor_2;</pre>
                             t .-
else
t := Sensor_3;
```

```
32 \\ 33 \\ 34 \\ 35
                        end if;
end if;
return t;
end Read_Sensor;
                             Flow analysis of subprogram Read-Sensor performed (information-flow mode): no errors found.
+++
     \begin{array}{c} 36 \\ 37 \\ 38 \\ 39 \\ 40 \\ 41 \\ 42 \\ 43 \\ 44 \\ 45 \\ 46 \\ 47 \\ 48 \\ 49 \\ 50 \\ 51 \\ 52 \\ 53 \\ 54 \end{array}
                        function Read_Sensor_Majority return Sensor_Type --# global in Sensor_1, Sensor_2, Sensor_3; is t: Sensor_Type; hegin
                       t: Sensor_Type;
begin
if Sensor_1 = Sensor_2 then
    t := Sensor_1;
elsif Sensor_1 = Sensor_3 then
    t := Sensor_1;
elsif Sensor_2 = Sensor_3 then
    t := Sensor_2;
elsie Sensor_2;
else
    t := Undef_Value;
end if;
                        return t;
end Read_Sensor_Majority;
                             Flow analysis of subprogram Read-Sensor-Majority performed (information-flow mode): no errors fou
+++
     55
56
57
58
59
               begin
Sensor_1 := Init_Value;
Sensor_2 := Init_Value;
Sensor_3 := Init_Value;
end Sensors;
                             Flow analysis of package initialization performed: no errors found.
+++
Note: Flow analysis mode is automatic
--End of file ----
```

# 4.4 EscapeValve

## 4.4.1 Specification

### 4.4.2 Body

 ${\rm DATE} \ : \ 20 - {\rm OCT} - \, 2015 \ 10 : 56 : 38.14$ 

```
Line
           package body EscapeValve
--# own State is Valve_State;
           is Valve_State: Boolean;
                 procedure Activate

--# global out Valve_State;

--# derives Valve_State from;
is
begin
    Valve_State := True;
end Activate;
    \frac{11}{12}
                      Flow analysis of subprogram Activate performed (information-flow mode): no errors found.
+++
    13 \\ 14 \\ 15
                  procedure Deactivate
--# global out Valve_State;
--# derives Valve_State from ;
    \begin{array}{c} 1\,6 \\ 1\,7 \\ 1\,8 \\ 1\,9 \\ 2\,0 \end{array}
                  begin
Valve_State := False;
end Deactivate;
                      Flow analysis of subprogram Deactivate performed (information-flow mode): no errors found.
+++
   21
22
23
24
25
26
27
                  function Activated return Boolean

--# global in Valve-State;
is
                  begin
return Valve_State;
end Activated;
                      Flow analysis of subprogram Activated performed (information-flow mode): no errors found.
+++
   29 begin
30 Valve_State := False;
31 end EscapeValve;
                      Flow analysis of package initialization performed: no errors found.
+++
Note: Flow analysis mode is automatic
--End of file ---
```

#### 4.5 AVP

#### 4.5.1 Specification

DATE: 21-OCT-2015 10:44:13.37

```
Line

1 —# inherit Sensors, Console, Alarm, EscapeValve;
2 package AVP
3 is
4
5 procedure Control;
6 —# global in Sensors.State, Console.Reset_Status;
7 —# in out Alarm.State, EscapeValve.State, Console.Alarm_Cnt;
8
9
```

```
10 end AVP;
```

Note: Flow analysis mode is automatic

```
--End of file
```

#### 4.5.2 Body

Line

35 36

#### DATE: 21-OCT-2015 10:51:46.14

```
with \ Sensors \ , \ Console \ , \ Alarm \ , \ EscapeValve \ ;
 2
    package body AVP
 3
 4
       procedure Control is
 5
             Sensor_Value: Sensors.Sensor_Type;
 6
 7
 8
             Sensor_Value := Sensors.Read_Sensor_Majority;
 9
10
             if EscapeValve.Activated = False then
11
12
                 -- if normal
13
                 if (Sensor_Value < 100) then
14
15
                      -- if alarm is active
16
                      if Alarm. Enabled = True then
17
                          Alarm. Disable;
                     end if;
18
                 elsif (Sensor_Value >= 100) then
19
20
                       - check if value got reduced
                     -- if high
21
22
                      if (Sensor-Value <= 149) then
23
                          -- enable alarm
                          if Alarm. Enabled = False then
24
25
                              Alarm. Enable:
26
27
                          else — if the alarm has already been activated activate th
28
                                   Escape Valve. Activate;
29
                          end if;
                     -- if critical
30
                      elsif (Sensor_Value >= 150) then
31
32
                           - activate escape valve
33
                          EscapeValve. Activate;
34
                          -- if alarm not active - activate
```

if Alarm. Enabled = False then

Alarm. Enable;

```
37
                            end if;
  38
                       end if;
  39
                   end if:
               end if;
  40
  41
  42
              -- if reset mechanism is enabled
  43
               if Console.Reset_Enabled = True then
  44
                   Alarm. Disable;
  45
                   Escape Valve. Deactivate;
  46
               end if;
  47
  48
         end Control;
            Flow analysis of subprogram Control performed
+++
            (data-flow mode): no errors found.
  49
      end AVP;
  50
Note: Flow analysis mode is automatic
```

# 5 Report

--End of file-

```
Report of SPARK Examination
Examiner GPL 2012
Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.

DATE: 21-OCT-2015 10:51:46.14

Options:
noswitch
noindex_file
nowarning_file
notarget_compiler_data
config_file=gnat.cfg
source_extension=ada
listing_extension=lst
nodictionary_file
report_file=spark.rep
nothml
veg
notatistics
fdl_identifiers=accept
flow_analysis=auto
language=95
profile=sequential
annotation_character=#
rules=lazy
error_explanations=off
justification_option=full
output_directory=report
output_directory (actual)=/home/tapanito/university/rigsys/cwl/code/report/

Selected files:

@AVP.smf

No Index file were used

Meta File(s) used were:

AVP.smf

AVP.mf
// home/tapanito/university/rigsys/cwl/code/console.ads
// home/tapanito/university/rigsys/cwl/code/sensors.ads
// home/tapanito/university/rigsys/cwl/code/sensors.ads
// home/tapanito/university/rigsys/cwl/code/sensors.ads
// home/tapanito/university/rigsys/cwl/code/sensors.ads
// home/tapanito/university/rigsys/cwl/code/seapevalve.ads
```

```
Full warning reporting selected
Target configuration file:
Targer co...
Line
1 package Standard is
2 type Integer is range -2**31 .. 2**31-1;
3 end Standard;
Source Filename(s) used were:
/home/tapanito/university/rigsys/cw1/code/console.ads
/home/tapanito/university/rigsys/cw1/code/console.ads
/home/tapanito/university/rigsys/cw1/code/console.ads
/home/tapanito/university/rigsys/cw1/code/sensors.ads
/home/tapanito/university/rigsys/cw1/code/sensors.adb
/home/tapanito/university/rigsys/cw1/code/alarm.ads
/home/tapanito/university/rigsys/cw1/code/escapevalve.ads
/home/tapanito/university/rigsys/cw1/code/escapevalve.ads
/home/tapanito/university/rigsys/cw1/code/avp.ads
/home/tapanito/university/rigsys/cw1/code/avp.ads
Source Filename: /home/tapanito/university/rigsys/cw1/code/console.ads
Listing Filename: /home/tapanito/university/rigsys/cw1/code/report/console.lst
      Unit name: Console
Unit type: package specification
Unit has been analysed, any errors are listed below.
No errors found
Source Filename: /home/tapanito/university/rigsys/cw1/code/console.adb
Listing Filename: /home/tapanito/university/rigsys/cw1/code/report/console.lst
      Unit name: Console
Unit type: package body
Unit has been analysed, any errors are listed below.
No errors found
Source \ \ Filename: \ \ \ /home/tapanito/university/rigsys/cw1/code/sensors.ads \\ Listing \ \ Filename: \ \ \ /home/tapanito/university/rigsys/cw1/code/report/sensors.lst
      Unit name: Sensors
      Unit type: package specification
Unit has been analysed, any errors are listed below.
No errors found
Source Filename: /home/tapanito/university/rigsys/cw1/code/sensors.adb
Listing Filename: /home/tapanito/university/rigsys/cw1/code/report/sensors.lst
      Unit name: Sensors
Unit type: package body
Unit has been analysed, any errors are listed below.
No errors found
Source Filename: /home/tapanito/university/rigsys/cw1/code/alarm.ads
Listing Filename: /home/tapanito/university/rigsys/cw1/code/report/alarm.lst
      Unit name: Alarm
      Unit type: package specification
Unit has been analysed, any errors are listed below.
No errors found
Source \ \ Filename: \ \ \ /home/tapanito/university/rigsys/cw1/code/alarm.adb \\ Listing \ \ Filename: \ \ \ /home/tapanito/university/rigsys/cw1/code/report/alarm.lst
      Unit name: Alarm
      Unit name: Alarm
Unit type: package body
Unit has been analysed, any errors are listed below.
No errors found
Source Filename: /home/tapanito/university/rigsys/cw1/code/escapevalve.ads
Listing Filename: /home/tapanito/university/rigsys/cw1/code/report/escapevalve.lst
      Unit name: EscapeValve
Unit type: package specification
Unit has been analysed, any errors are listed below.
No errors found
Source\ \ Filename: \ \ \ /home/tapanito/university/rigsys/cw1/code/escapevalve.adb\\ Listing\ \ Filename: \ \ \ /home/tapanito/university/rigsys/cw1/code/report/escapevalve.lst
```

 $/ \, home/\, tapanito/\, university/\, rigsys/cw1/code/avp.\, adb$ 

# 6 Results

# $6.1 \text{ env}_{-}1.dat$

SENSOR-1 ALARM-CNT		SENSOR-3	MAJORITY	ALARM	E-VALVE	RESET
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	NORMAL	NORMAL	NORMAL			
NORMAL 0	HIGH	CRITICAL	UNDEF			
NORMAL 1	HIGH	CRITICAL	UNDEF	ON	OPEN	
NORMAL 1	NORMAL	NORMAL	NORMAL	ON	OPEN	ON

NORMAL	NORMAL	NORMAL	NORMAL			ON
1 HIGH	HIGH	HIGH	HIGH			
1 HIGH	HIGH	HIGH	HIGH	ON		
2 CRITICAL	CRITICAL	CRITICAL	CRITICAL	ON		
2 CRITICAL	CRITICAL	CRITICAL	CRITICAL	ON	OPEN	
2 HIGH	HIGH	HIGH	HIGH	ON	OPEN	ON
2 HIGH	HIGH	HIGH	HIGH			ON
2 HIGH	HIGH	HIGH	HIGH			
2 HIGH	HIGH	HIGH	HIGH	ON		
3 NORMAL	NORMAL	NORMAL	NORMAL	ON		
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 NORMAL	NORMAL	NORMAL	NORMAL			
3 CRITICAL	CRITICAL	CRITICAL	CRITICAL			
	CRITICAL	CRITICAL	CRITICAL	ON	OPEN	
	NORMAL	NORMAL	NORMAL	ON	OPEN	ON
	NORMAL	NORMAL	NORMAL			ON
4 <b>6.2</b> env	2.dat					
0.2						
SENSOR-1 ALARM-CNT		SENSOR-3	MAJORITY	ALARM	E-VALVE	RESET

NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 NORMAL	NORMAL	NORMAL	NORMAL			
0 UNDEF	NORMAL	NORMAL	NORMAL			
0 UNDEF	NORMAL	NORMAL	NORMAL			
0 NORMAL	UNDEF	NORMAL	NORMAL			
0 NORMAL	UNDEF	NORMAL	NORMAL			
0 NORMAL	NORMAL	UNDEF	NORMAL			
0 NORMAL	NORMAL	UNDEF	NORMAL			
0 UNDEF	UNDEF	NORMAL	UNDEF			
0 UNDEF	UNDEF	NORMAL	UNDEF	ON	OPEN	
1 UNDEF	UNDEF	NORMAL	UNDEF	ON	OPEN	ON
1 UNDEF	UNDEF	NORMAL	UNDEF			ON
1 NORMAL	NORMAL	NORMAL	NORMAL			
1 NORMAL	NORMAL	NORMAL	NORMAL			
1 NORMAL	NORMAL	NORMAL	NORMAL			
1 NORMAL	NORMAL	NORMAL	NORMAL			
1 NORMAL	NORMAL	NORMAL	NORMAL			
1 NORMAL	NORMAL	NORMAL	NORMAL			
1 HIGH	HIGH	HIGH	HIGH			
1 HIGH	HIGH	HIGH	HIGH	ON		
2 HIGH	HIGH	HIGH	HIGH	ON		
2	111(11)	111011	111011	011		_

HIGH 2	HIGH	HIGH	HIGH	ON	OPEN	
HIGH	HIGH	HIGH	HIGH	ON	OPEN	
2 HIGH	HIGH	HIGH	HIGH	ON	OPEN	
2 HIGH	HIGH	HIGH	HIGH	ON	OPEN	
2 HIGH	HIGH	HIGH	HIGH	ON	OPEN	
2 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
2 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
2 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
2 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
2 CRITICAL	CRITICAL	CRITICAL	CRITICAL	ON	OPEN	
2 CRITICAL	CRITICAL	CRITICAL	CRITICAL	ON	OPEN	
2 CRITICAL	CRITICAL	CRITICAL	CRITICAL	ON	OPEN	ON
2 CRITICAL	CRITICAL	CRITICAL	CRITICAL			ON
2 HIGH	HIGH	HIGH	HIGH			
2 HIGH	HIGH	HIGH	HIGH	ON		
3 HIGH	HIGH	HIGH	HIGH	ON		
3 HIGH	HIGH	HIGH	HIGH	ON	OPEN	
3 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
3 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
3 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
3 NORMAL	NORMAL	NORMAL	NORMAL	ON	OPEN	
3	TOTUVIAL	TOTUVIAL	TOTUVIAL	OIN	OLEAN	

# 7 Pogs reports

# 7.1 Alarm

Semantic Analysis Summary
POGS GPL 2012
Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.

Summary of:

```
Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
Victor result files (.vct)
Riposte result files (.rsm)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)
"status" column keys:
    1st character:
         '-' - No VC
         'S' - No SIV
         'U' - Undischarged
         'E' - Proved by Examiner
         'I' - Proved by Simplifier by Inference
         {}^{\prime}\mathrm{X}{}^{\prime} - Proved by Simplifier by Contradiction
         'P' - Proved by Simplifier using User Defined Proof Rules
         'V' - Proved by Victor
         'O' - Proved by Riposte
         'C' - Proved by Checker
         'R' - Proved by Review
         'F' - VC is False
    2nd character:
         '-' - No DPC
         ^{\prime}\mathrm{S}^{\,\prime} – No SDP
         'U' - Unchecked
         'D' - Dead path
         'L' - Live path
in the directory:
/home/tapanito/university/rigsys/cw1/code/report/alarm
Summary produced: 21-OCT-2015 10:59:54.50
File /home/tapanito/university/rigsys/cw1/code/report/alarm/disable.vcg
procedure Alarm. Disable
VCs generated 21-OCT-2015 10:51:46
VCs not simplified
VCs for procedure_disable :
                                       | Proved By
| #
      | From | To
                                                              | Dead Path | Status |
      start |
                    assert @ finish
                                      Examiner
                                                              | No DPC
```

 $File \ /home/tapanito/university/rigsys/cw1/code/report/alarm/enable.vcg procedure \ Alarm. Enable$ 

E-

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for procedure\_enable :

#	From   To	,	Proved By	Dead Path   Status
	start   E-	assert @ finish	Examiner	No DPC

 $File \ /home/tapanito/university/rigsys/cw1/code/report/alarm/enabled.vcg \ function \ Alarm. Enabled$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for function\_enabled :

#   1	From   To	Proved By	Dead Path   Status
1   s	start   assert @ finish	Examiner	No DPC

## Summary:

Proof strategies used by subprograms

```
Total subprograms with at least one VC proved by examiner:

3
Total subprograms with at least one VC proved by simplifier:
0
Total subprograms with at least one VC proved by contradiction:
0
Total subprograms with at least one VC proved with user proof rule:
0
Total subprograms with at least one VC proved by Victor:
0
Total subprograms with at least one VC proved by Riposte:
0
Total subprograms with at least one VC proved using checker:
0
Total subprograms with at least one VC proved using checker:
0
Total subprograms with at least one VC discharged by review:
0
```

Maximum extent of strategies used for fully proved subprograms:

```
Total subprograms with proof completed by examiner:
Total subprograms with proof completed by simplifier:
Total subprograms with proof completed with user defined rules:
Total subprograms with proof completed by Victor:
Total subprograms with proof completed by Riposte:
Total subprograms with proof completed by checker:
Total subprograms with VCs discharged by review:
Overall subprogram summary:
Total subprograms fully proved:
Total\ subprograms\ with\ at\ least\ one\ undischarged\ VC\colon
Total subprograms with at least one false VC:
Total subprograms for which VCs have been generated:
ZombieScope Summary:
Total subprograms for which DPCs have been generated:
Total number subprograms with dead paths found:
Total number of dead paths found:
```

#### VC summary:

Note: (User) denotes where the Simplifier has proved VCs using one or more user-defined proof rules.

# Total VCs by type:

	Total	Examiner
Assert/Post	3	3
Precondition	0	0
Check stmnt.	0	0
Runtime check	0	0
Refinem. VCs	0	0
Inherit. VCs	0	0
Totals:	3	3

%Totals: 100%

End of Semantic Analysis Summary

#### 7.2 Console

Semantic Analysis Summary
POGS GPL 2012

Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.

```
Summary of:
```

```
Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
Victor result files (.vct)
Riposte result files (.rsm)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)

"status" column keys:

1st character:
    '-' - No VC
    'S' - No SIV
    'U' - Undischarged
```

'E' - Proved by Examiner
'I' - Proved by Simplifier by Inference

'X' - Proved by Simplifier by Contradiction

'P' - Proved by Simplifier using User Defined Proof Rules

'V' - Proved by Victor
'O' - Proved by Riposte
'C' - Proved by Checker

'R' - Proved by Review

'F' - VC is False

2nd character:

'-' - No DPC

 $^{\prime}\mathrm{S}^{\,\prime}$  – No SDP

'U' - Unchecked

 $^{\prime}\mathrm{D'}$  – Dead path

'L' - Live path

in the directory:

/home/tapanito/university/rigsys/cw1/code/report/console

Summary produced: 21-OCT-2015 11:00:29.00

 $File \ /home/tapanito/university/rigsys/cw1/code/report/console/alarm\_cnt\_value.vcg function \ Console. Alarm\_Cnt\_Value$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for function\_alarm\_cnt\_value :

#	From   To		Proved By	Dead Path   Status
	start   S-	assert @ finish	No SIV	No DPC

 $File \ /home/tapanito/university/rigsys/cw1/code/report/console/disable\_reset.vcg \ procedure \ Console.Disable\_Reset$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for procedure\_disable\_reset :

#	From   To		Proved By	Dead Path   Status
	start   ;	assert @ finish	Examiner	No DPC

 $File \ /home/tapanito/university/rigsys/cw1/code/report/console/enable\_reset.vcg procedure \ Console. Enable\_Reset$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for procedure\_enable\_reset :

#   From   To	Proved I	By   Dead F	Path   Status
1   start     E-	assert @ finish   Examine	r   No DPC	;

 $File \ /home/tapanito/university/rigsys/cw1/code/report/console/inc\_alarm\_cnt.vcg \ procedure \ Console.Inc\_Alarm\_Cnt$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for procedure\_inc\_alarm\_cnt :

	#	From	То	Proved By	Dead Path	Status
--	---	------	----	-----------	-----------	--------

 $File \ /home/tapanito/university/rigsys/cw1/code/report/console/reset\_alarm\_cnt.vcg \ procedure \ Console.Reset\_Alarm\_Cnt$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

 $VCs\ for\ procedure\_reset\_alarm\_cnt$  :

#   From   To	Proved By	Dead Path   Status
1   start   rtc check @ 32	No SIV	No DPC
S-	Examiner	No DPC

 $File \ /home/tapanito/university/rigsys/cw1/code/report/console/reset\_enabled.vcg function \ Console.Reset\_Enabled$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for function\_reset\_enabled :

#   From   To	)	Proved By	Dead Path   Status
1   start     E-	assert @ finish	Examiner	No DPC

Summary:

The following subprograms have undischarged VCs (excluding those proved false):

- $1 \quad / home/tapanito/university/rigsys/cw1/code/report/console/alarm\_cnt\_value.vcg$
- 1 /home/tapanito/university/rigsys/cw1/code/report/console/inc\_alarm\_cnt.vcg
- 1 /home/tapanito/university/rigsys/cw1/code/report/console/reset\_alarm\_cnt.vcg

Proof strategies used by subprograms

```
Total subprograms with at least one VC proved by examiner:
Total subprograms with at least one VC proved by simplifier:
Total subprograms with at least one VC proved by contradiction:
Total subprograms with at least one VC proved with user proof rule:
Total subprograms with at least one VC proved by Victor:
Total subprograms with at least one VC proved by Riposte:
Total subprograms with at least one VC proved using checker:
Total subprograms with at least one VC discharged by review:
Maximum extent of strategies used for fully proved subprograms:
Total subprograms with proof completed by examiner:
Total subprograms with proof completed by simplifier:
Total subprograms with proof completed with user defined rules:
Total subprograms with proof completed by Victor:
Total subprograms with proof completed by Riposte:
Total subprograms with proof completed by checker:
Total subprograms with VCs discharged by review:
Overall subprogram summary:
Total subprograms fully proved:
Total subprograms with at least one undischarged VC:
Total subprograms with at least one false VC:
Total subprograms for which VCs have been generated:
ZombieScope Summary:
Total subprograms for which DPCs have been generated:
Total number subprograms with dead paths found:
```

Total number of dead paths found:

#### VC summary:

Note: (User) denotes where the Simplifier has proved VCs using one or more user-defined proof rules.

## Total VCs by type:

	Total	Examiner	Undisc.
Assert/Post	7	6	1
Precondition	0	0	0
Check stmnt.	0	0	0
Runtime check	2	0	2
Refinem. VCs	0	0	0
Inherit. VCs	0	0	0
Totals:	9	6	3 <<<
%Totals:		67%	33%

= End of Semantic Analysis Summary =

#### 7.3Sensors

Semantic Analysis Summary  $POGS\ GPL\ 2012$ 

Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.

## Summary of:

Verification Condition files (.vcg)

Simplified Verification Condition files (.siv)

Victor result files (.vct)

Riposte result files (.rsm)

Proof Logs (.plg)

Dead Path Conjecture files (.dpc)

Summary Dead Path files (.sdp)

"status" column keys:

1st character:

'-' - No VC

'S' - No SIV

'U' - Undischarged

'E' - Proved by Examiner

'I' - Proved by Simplifier by Inference

'X' - Proved by Simplifier by Contradiction

'P' - Proved by Simplifier using User Defined Proof Rules

'V' - Proved by Victor

'O' - Proved by Riposte 'C' - Proved by Checker

'R' - Proved by Review

'F' - VC is False

 $2nd\ character:$ 

'-' - No DPC

'S' - No SDP

'U' - Unchecked

 ${\rm 'D'}\ -\ {\rm Dead}\ {\rm path}$ 

'L' - Live path

in the directory:

/home/tapanito/university/rigsys/cw1/code/report/sensors

Summary produced: 21-OCT-2015 11:01:06.82

 $File \ /home/tapanito/university/rigsys/cw1/code/report/sensors/read\_sensor.vcg \ function \ Sensors.Read\_Sensor$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for function\_read\_sensor :

#   From   To	Proved By	Dead Path   Status
1	No SIV	No DPC
2   start   rtc check @ 29	No SIV	No DPC
	No SIV	No DPC
S-     4   start   assert @ finish	No SIV	No DPC
S-     5   start   assert @ finish	No SIV	No DPC
S-     6   start   assert @ finish	No SIV	No DPC
S-	No SIV	No DPC
S-	Examiner	No DPC
E-     9     refinement   E-	Examiner	No DPC

 $File \ /home/tapanito/university/rigsys/cw1/code/report/sensors/read\_sensor\_majority.vcfunction \ Sensors.Read\_Sensor\_Majority$ 

VCs generated 21-OCT-2015 10:51:46

VCs not simplified

VCs for function\_read\_sensor\_majority :

#   From   To	Proved By	Dead Path   Status
1	No SIV	No DPC
S-	No SIV	No DPC
3   start   rtc check @ 48	No SIV	No DPC
S-     4   start   rtc check @ 50	No SIV	No DPC
S-    5   start   assert @ finish	No SIV	No DPC
S-    6   start   assert @ finish	No SIV	No DPC
S-	No SIV	No DPC
S-    8   start   assert @ finish	No SIV	No DPC
S-	Examiner	No DPC
E-	Examiner	No DPC
E–   		

 $File \ /home/tapanito/university/rigsys/cw1/code/report/sensors/write\_sensors.vcg procedure \ Sensors.Write\_Sensors$ 

 $VCs\ generated\ 21-OCT-2015\ 10\!:\!51\!:\!46$ 

VCs not simplified

 $VCs\ for\ procedure\_write\_sensors\ :$ 

#   From   To	Proved By	Dead Path   Status
1	No SIV	No DPC
2   start   rtc check @ 16	No SIV	No DPC
S-     3   start   rtc check @ 17	No SIV	No DPC
!!!	Examiner	No DPC
E-	Examiner	No DPC
E-	Examiner	No DPC
E–   		

 ${\bf Summary:}$ 

```
The following subprograms have undischarged VCs (excluding those proved false):
```

- 7 /home/tapanito/university/rigsys/cw1/code/report/sensors/read\_sensor.vcg
- 8 /home/tapanito/university/rigsys/cw1/code/report/sensors/read\_sensor\_majority.v
- 3 /home/tapanito/university/rigsys/cw1/code/report/sensors/write\_sensors.vcg

```
Total subprograms with at least one VC proved by examiner:

3
Total subprograms with at least one VC proved by simplifier:
0
Total subprograms with at least one VC proved by contradiction:
0
Total subprograms with at least one VC proved with user proof rule:
0
Total subprograms with at least one VC proved by Victor:
0
Total subprograms with at least one VC proved by Riposte:
0
Total subprograms with at least one VC proved using checker:
0
Total subprograms with at least one VC proved using checker:
0
Total subprograms with at least one VC discharged by review:
0
Maximum extent of strategies used for fully proved subprograms:

Total subprograms with proof completed by examiner:
0
Total subprograms with proof completed by simplifier:
0
Total subprograms with proof completed with user defined rules:
```

Total subprograms with proof completed with user defined rules:

O
Total subprograms with proof completed by Victor:

O
Total subprograms with proof completed by Riposte:

U Total subprograms with proof completed by checker:

Total subprograms with proof completed by checker 0

Total subprograms with VCs discharged by review:

## Overall subprogram summary:

```
Total subprograms fully proved:

0
Total subprograms with at least one undischarged VC:

3 <<<
Total subprograms with at least one false VC:

0
```

Total subprograms for which VCs have been generated:

## ZombieScope Summary:

```
Total subprograms for which DPCs have been generated:

0
Total number subprograms with dead paths found:

0
Total number of dead paths found:

0
```

#### VC summary:

Note: (User) denotes where the Simplifier has proved VCs using one or more user-defined proof rules.

#### Total VCs by type:

	Total	Examiner	Undisc.	
Assert/Post	9	1	8	
Precondition	0	0	0	
Check stmnt.	0	0	0	
Runtime check	10	0	10	
Refinem. VCs	6	6	0	
Inherit. VCs	0	0	0	
Totals:	25	7	18	<<<
%Totals:		28%	72%	

End of Semantic Analysis Summary

# 7.4 EscapeValve

Semantic Analysis Summary
POGS GPL 2012
Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.

# $Summary \ of:$

```
Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
Victor result files (.vct)
Riposte result files (.rsm)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)

"status" column keys:

1st character:
    '-' - No VC
    'S' - No SIV
```

'U' - Undischarged

'E' - Proved by Examiner

'I' - Proved by Simplifier by Inference

'X' - Proved by Simplifier by Contradiction

'P' - Proved by Simplifier using User Defined Proof Rules

'V' - Proved by Victor

'O' - Proved by Riposte

'C' - Proved by Checker

'R' - Proved by Review

'F' - VC is False

#### 2nd character:

'-' - No DPC

'S' - No SDP

'U' - Unchecked

'D' - Dead path

'L' - Live path

#### in the directory:

/home/tapanito/university/rigsys/cw1/code/report/escapevalve

Summary produced: 20-OCT-2015 20:48:40.89

 $File \ /home/tapanito/university/rigsys/cw1/code/report/escapevalve/activate.vcg procedure \ EscapeValve. Activate$ 

VCs generated 20-OCT-2015 20:43:43

VCs not simplified

VCs for procedure\_activate :

Proved By	Dead Path   Status
Examiner	No DPC
Examiner	No DPC
Examiner	No DPC
]	Examiner

 $File \ /home/tapanito/university/rigsys/cw1/code/report/escapevalve/activated.vcg function \ EscapeValve. Activated$ 

VCs generated 20-OCT-2015 20:43:43

VCs not simplified

VCs for function\_activated :

#	From   T	Proved By	Dead Path	Status

 $File \ /home/tapanito/university/rigsys/cw1/code/report/escapevalve/deactivate.vcg procedure \ EscapeValve. Deactivate$ 

VCs generated 20-OCT-2015 20:43:43

VCs not simplified

VCs for procedure\_deactivate :

#   From   To	Proved By	Dead Path   Status
1	Examiner	No DPC
2	Examiner	No DPC
3	Examiner	No DPC

## Summary:

Proof strategies used by subprograms

```
Total subprograms with at least one VC proved by examiner:

Total subprograms with at least one VC proved by simplifier:

Total subprograms with at least one VC proved by contradiction:

Total subprograms with at least one VC proved with user proof rule:

Total subprograms with at least one VC proved by Victor:

Total subprograms with at least one VC proved by Riposte:

Total subprograms with at least one VC proved using checker:

Total subprograms with at least one VC proved using checker:

Total subprograms with at least one VC discharged by review:
```

Maximum extent of strategies used for fully proved subprograms:

```
Total subprograms with proof completed by examiner:

3
Total subprograms with proof completed by simplifier:
0
Total subprograms with proof completed with user defined rules:
0
Total subprograms with proof completed by Victor:
0
Total subprograms with proof completed by Riposte:
0
Total subprograms with proof completed by checker:
0
Total subprograms with proof completed by review:
0
Overall subprograms with VCs discharged by review:
```

Total subprograms fully proved:

3
Total subprograms with at least one undischarged VC:
0
Total subprograms with at least one false VC:
0
Total subprograms for which VCs have been generated:

# ZombieScope Summary:

Total subprograms for which DPCs have been generated:

0
Total number subprograms with dead paths found:

0
Total number of dead paths found:

0

#### VC summary:

Note: (User) denotes where the Simplifier has proved VCs using one or more user-defined proof rules.

# Total VCs by type:

	Total	Examiner
Assert/Post	3	3
Precondition	0	0
Check stmnt.	0	0
Runtime check	0	0
Refinem. VCs	6	6
Inherit. VCs	0	0
Totals:	9	9

%Totals: 100%

End of Semantic Analysis Summary

### 7.5 AVP

Semantic Analysis Summary POGS GPL 2012 Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.

```
Summary of:
```

VCs not simplified

```
Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
Victor result files (.vct)
Riposte result files (.rsm)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)
"status" column keys:
    1st character:
         '-' - No VC
         ^{\prime}\mathrm{S}^{\,\prime} – No SIV
         'U' - Undischarged
         ^{\prime}\mathrm{E}^{\prime} - Proved by Examiner
         'I' - Proved by Simplifier by Inference
         'X' - Proved by Simplifier by Contradiction
         'P' - Proved by Simplifier using User Defined Proof Rules
         {
m 'V'} - Proved by Victor
         'O' - Proved by Riposte
         'C' - Proved by Checker
         'R' - Proved by Review
         F, - VC is False
    2nd character:
         '-' - No DPC
         ^{\prime}\mathrm{S}^{\,\prime} – No SDP
         'U' - Unchecked
         'D' - Dead path
         'L' - Live path
in the directory:
/home/tapanito/university/rigsys/cw1/code/report/avp
Summary produced: 21-OCT-2015 11:01:41.96
File /home/tapanito/university/rigsys/cw1/code/report/avp/control.vcg
procedure AVP. Control
VCs generated 21-OCT-2015 10:51:46
```

VCs for procedure\_control :

ves for procedure_control	•		
#   From   To		Proved By	Dead Path   Status
1   start   rtc check   S-	@ 8	No SIV	No DPC
	@ finish	Examiner	No DPC
3   start   assert	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
E-     10   start   assert   E-	@ finish	Examiner	No DPC
•	@ finish	Examiner	No DPC
·	@ finish	Examiner	No DPC
· ·	@ finish	Examiner	No DPC
The state of the s	@ finish	Examiner	No DPC
1 1	@ finish	Examiner	No DPC
	@ finish	Examiner	No DPC
· ·	@ finish	Examiner	No DPC
18   start   assert	@ finish	Examiner	No DPC
·	@ finish	Examiner	No DPC
E—			

## Summary:

The following subprograms have undischarged VCs (excluding those proved false):

 $1 \quad / home/tapanito/university/rigsys/cw1/code/report/avp/control.vcg$ 

Proof strategies used by subprograms

```
Total subprograms with at least one VC proved by examiner:
Total subprograms with at least one VC proved by simplifier:
Total subprograms with at least one VC proved by contradiction:
Total subprograms with at least one VC proved with user proof rule:
Total subprograms with at least one VC proved by Victor:
Total subprograms with at least one VC proved by Riposte:
Total subprograms with at least one VC proved using checker:
Total subprograms with at least one VC discharged by review:
Maximum extent of strategies used for fully proved subprograms:
Total subprograms with proof completed by examiner:
Total subprograms with proof completed by simplifier:
Total subprograms with proof completed with user defined rules:
Total subprograms with proof completed by Victor:
Total subprograms with proof completed by Riposte:
Total subprograms with proof completed by checker:
Total subprograms with VCs discharged by review:
Overall subprogram summary:
Total subprograms fully proved:
Total subprograms with at least one undischarged VC:
Total subprograms with at least one false VC:
Total subprograms for which VCs have been generated:
ZombieScope Summary:
Total subprograms for which DPCs have been generated:
Total number subprograms with dead paths found:
```

Total number of dead paths found: 0

# VC summary:

Note: (User) denotes where the Simplifier has proved VCs using one or more user-defined proof rules.

# Total VCs by type:

	Total	Examiner	Undisc.
Assert/Post	18	18	0
Precondition	0	0	0
Check stmnt.	0	0	0
Runtime check	1	0	1
Refinem. VCs	0	0	0
Inherit. VCs	0	0	0
Totals:	19	18	1 <<<
%Totals:		95%	5%

— End of Semantic Analysis Summary =