

Recent Advances in GaN-based Semiconductors for Millimeter-Wave and Terahertz Applications

Taran Anusorn, *Graduate Student Member, IEEE*
(Graduate Term Paper)

Abstract—Millimeter-wave (mmWave) and terahertz (THz) technologies have witnessed significant progress over the past decade. This progress is due to advances in semiconductor materials, device engineering, circuit design, and system-level integration. These developments have enabled emerging applications in ubiquitous communications, high-resolution imaging, and spectroscopy. III–V compound semiconductors, particularly gallium nitride (GaN), have become indispensable for high-power and high-efficiency mmWave/THz front ends. This paper reviews brief history and recent advances in radio-frequency (RF) semiconductors with an emphasis on GaN-based innovation that extends operation toward the mmWave and THz regimes. Key topics include the physical principles of GaN-based devices, covering high-electron-mobility transistors (HEMTs), diodes, and photonic components, as well as their epitaxial and process innovations that enhance cutoff frequency and power performance. The review also discusses emerging trends in heterogeneous and CMOS-compatible integration. The review concludes with an outlook on the remaining challenges and opportunities for GaN technologies in future mmWave and THz applications.

Index Terms—Device fabrication, gallium nitride (GaN), heterogeneous integration (HI), high-electron-mobility transistor (HEMT), millimeter-wave (mmWave), radio-frequency semiconductors, terahertz (THz).

I. INTRODUCTION

MILLIMETER-WAVE (mmWave) and Terahertz (THz) bands, roughly defined as between 30–300 GHz and 0.3–10 THz, respectively, have attracted enormous attention in numerous emerging technologies, including ultrafast, high-capacity wireless communication [1], [2], high-resolution imaging [3], [4], and spectroscopic sensing [5], due to their unique characteristics such as large available bandwidth and fine spatial resolution. However, realizing practical mmWave/THz systems presents formidable challenges at the hardware level, where device efficiency, power output, linearity, and thermal reliability become critical limiting factors [6].

For mmWave applications, the current state of the art, spanning both silicon (Si)-based and III–V compound devices, has achieved remarkable progress in extending operational frequencies toward the lower THz range [7]. Nevertheless, a persistent performance void remains between the upper limits of electronic circuits and the lower limits of photonic systems, commonly referred to as the “THz gap.” Numerous approaches, as illustrated in Fig. 1, have been proposed to




Fig. 1. Technological pathways towards THz operation (adapted from [8])

bridge this gap, typically classified according to the underlying physics of operation: *electronics*, *photonics*, and *plasmonics* [8]. The electronic and photonic domains are generally constrained within the mmWave and optical ranges, respectively, due to intrinsic carrier transport and photon energy limitations. Extending their boundaries into the THz regime often requires frequency-conversion techniques that exploit material nonlinearities, which inevitably introduce signal distortion and limited bandwidth. Meanwhile, the utilization of plasmonic polaritons in two-dimensional (2D) materials such as graphene [9] offers intrinsic operation within the THz region. Nevertheless, such approaches are still in their early stage of development and still far from practical system-level implementation.

Given the maturity and large-scale manufacturing capabilities of electronic technologies, they remain the most practical and commercially dominant approach for realizing mmWave and THz systems. Their established presence in 5G transceivers, radar sensors, and imaging modules demonstrates readiness for widespread deployment. Accordingly, this paper focuses on electronic solutions, particularly wide-bandgap III–V compound semiconductors such as gallium nitride (GaN), as leading candidates for extending high-power and high-efficiency operation into the THz regime.

The remainder of this paper is organized as follows. Section II provides an overview of RF semiconductor technologies for mmWave and THz applications, highlighting the evolution of GaN-based devices as key enablers of high-power and high-efficiency front ends. Section III discusses the fundamental device physics and operation principles of GaN-based HEMTs, diodes, and photonic devices. Section IV discusses major fabrication processes that have driven performance scaling in GaN devices. Section V presents emerging directions in HI, complementary metal–oxide–semiconductor (CMOS) co-

This paper is a graduate term paper for ECE 396K Ultra-Large Scale Integration Techniques, Fall 2025.

T. Anusorn (EID: ta25476) is with the Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX, 78712, USA (email: taran.anusorn@utexas.edu).




Fig. 2. A survey of mmWave/THz electronics performance: (a) transmitter output per element and (b) double side band (DSB) noise figure and noise equivalent power (adapted from [15]).

integration, and advanced packaging for next-generation RF systems. Finally, Section VI concludes with an outlook on remaining challenges and future opportunities in GaN-based mmWave and THz electronics.

II. AN OVERVIEW OF MMWAVE/THZ ELECTRONICS

Decades of continuous development and dominance in the digital market have made Si CMOS technology remarkable for its integration density and manufacturing cost efficiency, leading to the widespread adoption of RF system-on-chip (SoC) implementations [10]. The high-frequency performance of mmWave/THz ICs is primarily characterized by the transit frequency (f_T), defined as the frequency at which the short-circuit current gain equals unity, and the maximum frequency of oscillation (f_{max}), defined as the point where the unilateral power gain drops to unity. While f_T dictates the intrinsic speed and phase noise of current-mode logic and amplifying circuits, the available gain and transconductance (g_m) are closely tied to f_{Max} . State-of-the-art CMOS processes now achieve f_T/f_{max} values up to 314/180 GHz in n-type and 285/140 GHz in p-type FinFETs, respectively [11]. RF silicon-on-insulator (SOI) technology offers a cost-effective alternative featuring excellent device matching, reduced parasitic capacitance, and high power efficiency [12]. Meanwhile, silicon-germanium (SiGe) bipolar-CMOS (BiCMOS) technology leverages SiGe heterojunction bipolar transistors (HBTs) to reach f_T/f_{max} of 505/720 GHz [13]. Despite the advantages in cost and integrability with logics and memories, Si-based technologies

TABLE I
COMPARISONS OF RF SEMICONDUCTOR MATERIAL PROPERTIES

Properties	Si	GaAs	GaN	InP
Bandgap (eV)	1.12	1.42	3.4	1.34
Breakdown field (MV/cm)	0.3	0.4	3.3	0.5
Electron mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	1,450	8,500	2,000	5,400
Hole mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	480	400	300	150
Saturation electron velocity ($\times 10^7 \text{ cm/s}$)	1.0	2.0	2.5	2.0
Dielectric constant	11.8	12.8	9.0	12.4
Thermal conductivity ($\text{W/m}\cdot\text{K}$)	150	47-55	130-230	68
Johnson's FoM	1.0	2.7	27.5	0.33

remain constrained by low breakdown voltage, modest electron mobility, and thermal limitations, which restrict their efficiency and power handling at mmWave and THz frequencies [14].

III-V compound semiconductors, on the other hand, exhibit superior electron transport and field-handling capabilities. HEMTs and HBTs exploit these material advantages to achieve high power densities, low noise figures, and operation extending to 2 THz (see Fig. 2) [15]. Monolithic microwave integrated circuits (MMICs) integrate these active devices with passive components into compact, high-performance modules that underpin modern RF, radar, and sensing systems. Furthermore, the direct-bandgap nature of III-V semiconductors enables their use in optoelectronic and photomixing-based THz sources operating beyond 3 THz [16]. The presence of III-V devices in both electronic and photonic domains can open doors for new possibilities in hybrid mmWave and THz systems. Furthermore, recent progress in heterogeneous Si/III-V integration has also aimed to combine the scalability and cost advantages of CMOS with the high-speed and power-handling capabilities of III-V materials, offering a promising path toward hybrid front ends [17]. We will revisit this topic in Section V.

Among III-V compounds, GaN has been proven to be a commercial success in various microwave and mmWave markets, including 5G telecommunications, defense, and automotive. Its wide bandgap of 3.4 eV, high breakdown field exceeding 3 MV/cm, electron saturation velocity of approximately $2.5 \times 10^7 \text{ cm/s}$, and thermal conductivity around 130 W/m-K collectively enable superior power density, efficiency, and thermal robustness compared to gallium arsenide (GaAs) or indium phosphide (InP) counterparts, as shown in Table I [18]–[20]. Notably, GaN possesses a much higher Johnson's figure of merit (FoM), defined as the product of the charge carrier saturation velocity and the electric breakdown field, with a value of 27.5 compared to the presented materials, indicating its outstanding capability to sustain high voltages while maintaining rapid carrier transport. These characteristics make GaN HEMTs dominant for high-efficiency, high-power mmWave power amplifiers (PAs) for base stations, as well as compact arrays where thermal management is critical. Moreover, the maturity of AlGaN/GaN heterostructures on SiC and Si substrates has improved yield, cost scalability,




Fig. 3. (a) Hexagonal unit cell of GaN and (b) crystal structure of GaN, indicating the sign and direction of the spontaneous polarization (adapted from [24]).

and reliability [21]. Beyond electronics, GaN-based photonic platforms have also demonstrated potential for THz wave generation and detection [22], [23].

III. PRINCIPLES OF GAN-BASED DEVICES FOR MMWAVE AND THZ APPLICATIONS

A. Material and Heterostructure Physics of GaN

GaN is a wide-bandgap (WBG) semiconductor with a direct energy gap of 3.4 eV at room temperature. Historically, its early development was motivated by the demand for ultraviolet optoelectronic devices, including light-emitting diodes and laser diodes, owing to this property. GaN's WBG nature results in a high critical electric field, high electron saturation velocity, and strong thermal stability, as previously mentioned. Additionally, the energy gap of III-N alloys can be continuously tuned by introducing aluminum or indium into GaN, spanning a range from 0.7 eV (InN) to 6.2 eV (AlN), thereby offering broad flexibility for both electronic and optoelectronic device design. In most GaN transistors, the active channel is formed on AlGaIn/GaN heterostructures, with AlN and AlGaIn layers commonly employed as nucleation and buffer layers, respectively, to accommodate lattice mismatch and reduce dislocation densities [24].

Structurally, GaN crystallizes in a hexagonal wurtzite configuration, as illustrated in Fig. 3(a), which lacks an inversion symmetry along the c -axis (0001). This polar nature distinguishes GaN (and III-N semiconductors) from other III-V compounds such as GaAs and InP. Since nitrogen has a higher electronegativity than gallium, Ga and N atoms become anionic and cationic, respectively, inducing a spontaneous polarization P_{Sp} along the c -axis, as illustrated in Fig. 3 (b). The spontaneous charges in GaN give rise to bound surface charges at the interfaces of GaN layers. In addition to the spontaneous polarization, the strain in the crystal and the displacement of anion sublattice with respect to cation sublattice lead to a piezoelectric polarization P_{Pe} along the [1000] direction [25].

When forming a heterojunction between III-N semiconductors with different bandgaps, such as GaN and AlGaIn. The combined effects of P_{Sp} and P_{Pe} leads to a net polarization




Fig. 4. Basic GaN HEMT schematic with its band diagram (adapted from [27]).

discontinuity at AlGaIn/GaN heterointerface, resulting in a sheet of fixed positive polarization charges at the interface. These positive charges attract free electrons, which are provided by ionized donor-like surface states or defects in the AlGaIn layer. These electrons accumulate in a potential well at the GaN side of the interface, forming a high-density, high-mobility two-dimensional electron gas (2DEG) regardless of intentional doping [26].

B. Device Operation and Scaling of GaN HEMTs

In a GaN-based HEMT, a gate metal is placed on and AlGaIn/GaN heterostructure, with a corresponding schematic illustrated in Fig. 4 and its corresponding band diagram [27]. While a AlGaIn “barrier” provides isolation between the gate and channel, as well as gate-controlled charge capacity that enable electron flow, the channel at the interface of GaN originated from 2DEGs serves as the conduction path between the source and drain of the device. To constrain the flow in the channel and avoid current leakage into a substrate and neighboring devices, the buffer made of C-doped GaN or AlN is placed beneath the channel. Notably, the distance between the gate and drain (L_{GD}) determines the breakdown voltage V_{br} [24], which should be sufficiently high for high-power applications. However, to enhance the operation speed and lower the ON-resistance R_{on} , which is the sum of the channel resistance $R_{channel}$ and drain-side access resistance R_{drain} (i.e., $R_{on} = R_{channel} + R_{drain}$), both gate length L_G and L_{GD} must be minimized. For this reason, a T-shaped gate is utilized to reduce $R_{channel}$, as well as maximize f_T and f_{max} . Besides the channel properties, lattice mismatch and difference in the coefficient of thermal expansions (CTEs) with the substrate are important factors that dictate the performance of GaN-based devices. We will discuss this in Sec. IV. Notably, the highest f_T of 359 GHz was achieved in In/AlN/GaN on SiC with a 20 nm self-aligned gate [28], while GaN-on-Si with a recessed gate of $L_G = 30$ nm yielded the highest f_{max} of 680 GHz [29].

GaN HEMTs can be classified based on their geometries into two major types: *lateral* and *vertical* architectures [30]. For the lateral devices, the current flows parallel to the surface of the substrate, with the source, gate, and drain terminals patterned on the same plane (see Fig. 4). This configuration is inherently ON, i.e., there is current conduction when no gate




Fig. 5. E-mode GaN HEMTs: (a) p-gated HEMT, (b) Recessed MIS-HEMT, and (c) F-Gate HEMT (adapted from [24]).

voltage is applied [24]. However, such characteristics raises concerns regarding a malfunctioning gate that can damage an entire system as well as design complexity due to a required negative supply voltage. Different topologies have been proposed in order to achieve normally-off (a.k.a. enhancement-mode or E-mode) GaN HEMTs, including depositing a p-doped GaN layer under the gate (p-gate) [31], using a gate recessed MIS-HEMT (metal–insulator–semiconductor) with AlGaN barrier removal [32], and implanting fluorine ions under the gate (F-Gate HEMT) [33]. Fig. 5 illustrates the schematic of each technique, while its characteristics are summarized in Table II. Essentially, the common operation of these techniques is to deplete the 2DEG layer under the gate. Apart from these intrinsic E-mode GaN HEMTs [24], incorporating low-voltage Si MOSFET in series with a normally-on GaN HEMT in a cascode configuration is another widely-used technique to realize enhancement mode operation. However, this approach adds parasitic inductance and the limitations of Si-based device. The advantages of the lateral HEMTs include the ease of fabrication, as well as their low parasitic capacitance and mature epitaxial growth on foreign substrates, such as Si and SiC. Nevertheless, the electric field and heat dissipation are confined to the device surface due to the lateral geometry, resulting in limited breakdown voltage, reduced current handling capability, and thermal management challenges under high-power operation [24].

Vertical GaN HEMTs, on the other hand, mitigate localized field and heat issues by distributing the electric field and current flow throughout the bulk of the epitaxial layers rather than confining them to the surface [24]. In this configuration, the current flows perpendicular to the substrate, and the voltage-blocking region is formed vertically within the drift layer. Such a design enables higher breakdown voltages, lower on-resistance per unit area, and superior thermal dissipation




Fig. 6. Examples of GaN-based Schottky Barrier Diodes (SBDs): (a) Generic lateral SBDs [37]; (b) Quasi-vertical SBDs [38].

compared to their lateral counterparts [34]. Although such features make vertical GaN devices ideal for high-power applications, the vertical geometry introduces higher parasitic capacitances and longer current paths, which limit f_T and f_{max} compared with the lateral GaN HEMTs.

C. GaN-based Diodes

Beyond transistors, GaN has also enabled the realization of high-performance diodes for both power and high-frequency applications. Owing to its wide bandgap (3.4 eV) and high critical electric field (>3 MV/cm), GaN diodes can sustain large reverse biases and exhibit low leakage currents, allowing for compact, high-efficiency rectifiers, detectors, and frequency multipliers. In contrast to traditional Si- or GaAs-based diodes, GaN devices offer superior power density and thermal robustness, which are essential for mmWave and THz front ends operating under high-voltage and high-temperature conditions.

A major GaN diode architecture for THz applications is the Schottky Barrier Diode (SBD). SBDs employ a metal–semiconductor junction to achieve fast carrier transport with minimal charge storage. Their primary applications include frequency conversion functions such as rectification, detection (demodulation of amplitude-modulated signals), multiplication, and mixing. These devices can be modeled as nonlinear resistors, where the current increases exponentially with forward-bias voltage [35].

To achieve THz-level cutoff frequencies, a lateral GaN SBD, as illustrated in Fig. 6(a), is often employed because its planar configuration minimizes R_{on} and V_{on} by shortening the current

TABLE II
COMPARISONS OF LATERAL E-MODE GAN HEMT REALIZATION TECHNIQUES

Technique	Concept	Advantages	Limitations
p-GaN Gate	Inserts a p-type GaN cap above AlGaN	- Straightforward gate control - Highly scalable	- Gate leakage and thermal reliability issues - Precise etch control needed
MIS-HEMT	Locally etches AlGaN barrier under the gate (SiN, Al ₂ O ₃ , SiO ₂)	- High-quality gate dielectric - Improved stability if well passivated - Highly scalable	- Sensitive to interface states - Complex etch uniformity - Precise etch control
F-gate HEMT	Implant negative fluorine ions beneath gate	- Simple process - Precise threshold voltage tunability	- Ion damage - Charge instability - Drift with temperature




Fig. 7. (a) Optical and (b) SEM images of a GaN-based THz PCA (adapted from [40]).

path and reducing parasitic capacitances. The short transit time of majority carriers in n-type GaN and the small junction area further enable high-speed rectification and detection, essential for THz mixers and detectors [36]. Notably, the lateral SBD comprises GaN epitaxial layers with a two-dimensional electron gas (2DEG) that provides a low-resistance conduction channel beneath the Schottky anode [37]. Ohmic contacts at the cathode (source) allow electrons from the 2DEG to flow laterally toward the Schottky anode under forward bias. Additionally, a mesa structure is commonly implemented to improve device isolation. In [38], a ringed mesa design was introduced to enhance the power capability of vertical SBDs (see Fig. 6(b)), forming a so-called quasi-vertical SBD. However, sidewall damage introduced during mesa etching can degrade performance [39]. Techniques to mitigate this issue are discussed in Section IV.

D. GaN Photonics for THz Applications

Several approaches have been explored for THz generation and detection through nonlinear optical processes, including photoconductive antennas (PCAs) and optical rectification (i.e. difference frequency generation). In a typical PCA, femtosecond laser excitation creates electron-hole pairs in the GaN active region, and the transient photocurrent generated under an applied bias emits broadband THz radiation. The typical structure, as illustrated in Fig. 7(a) and (b), consists of a biased bow-tie antenna with a micron-scale gap patterned on a GaN or AlGaIn/GaN substrate [40]. When illuminated by a femtosecond laser pulse, photogenerated carriers are accelerated by the applied electric field across the gap, resulting in a transient photocurrent that emits a THz pulse.

The THz-to-optical power conversion efficiency can be qualitatively expressed as $\eta \propto \frac{E_{br} v_{sat}}{\hbar \omega_{opt}}$, where E_{br} is the material's breakdown electric field, v_{sat} is the saturation velocity reached under high bias electric field, and ω_{opt} is the optical excitation frequency. Owing to GaN's high v_{sat} and E_{br} , GaN-based PCAs potentially enable more than an order of magnitude improvement of THz conversion efficiency compared to GaAs- or InP-based counterparts [41]. Furthermore, GaN's strong thermal conductivity and mechanical robustness allow stable operation under higher optical fluence and bias voltages, making it particularly attractive for high-power and high-repetition-rate THz emitters.

The strong second-order nonlinear susceptibility ($\chi^{(2)}$) of GaN enables efficient optical frequency conversion through optical rectification and difference-frequency generation (DFG) processes. GaN's wide bandgap, high optical




Fig. 8. (a) Intersubband diagram (adapted from [43]) and (b) the schematic structure of an InGaIn/GaN THz QCL (adapted from [44]).

damage threshold, and strong electro-optic response have been successfully exploited in near- and mid-infrared DFG systems, such as compact tunable IR sources and frequency comb generation [42]. Although direct DFG-based generation of THz radiation in GaN has yet to be experimentally realized, theoretical studies and ongoing projects suggest that its large optical phonon energy and strong $\chi^{(2)}$ nonlinearity could support efficient THz conversion with appropriate phase-matching and material optimization.

Apart from employing nonlinear optics, intersubband engineering in GaN/AlGaIn heterostructures offers another promising route toward terahertz (THz) quantum cascade lasers (QCLs) [23]. A QCL operates via electron transitions between engineered subbands within multiple quantum wells, rather than across the conduction-valence band as in conventional semiconductors. Each electron can emit multiple photons as it cascades through successive stages, enabling efficient and tunable mid-infrared and THz emission, as illustrated in Fig. 8(a) [43]. The device structure is typically formed by stacking alternating layers of a lower-bandgap semiconductor as the well and a wider-bandgap material as the barrier, as shown in Fig. 8(b). This periodic GaN/AlGaIn or InGaIn/GaN layer configuration allows precise band engineering essential for achieving the lasing and carrier transport characteristics of QCLs [44]. GaN-based QCLs are theoretically and experimentally shown to operate at frequencies ranging from approximately 5 to 12 THz, with some designs achieving lasing at frequencies beyond the range accessible to GaAs-based devices.

The operation of conventional THz QCLs has historically been restricted to cryogenic temperatures due to temperature-activated mechanisms such as thermally induced carrier leakage and enhanced nonradiative recombination, both of which degrade laser gain beyond a critical temperature [45]. In contrast, GaN-based THz QCLs offer the potential for room-temperature operation because GaN's high longitudinal optical (LO) phonon energy suppresses nonradiative losses and thermal backfilling, thereby supporting population inversion and optical gain at elevated temperatures. Recent studies predict or demonstrate GaN THz QCL operation at temperatures up to 280 K [43]. However, realizing high-performance GaN-based QCLs remains challenging due to difficulties in accurately controlling polarization-induced charge densities and mitigating interface roughness, which can distort the polarization charge distribution. Additionally, AlGaIn/GaN quantum well




Fig. 9. (a) Chemical reaction pathway during MOCVD-grown GaN (M = metal atom, C = carbon, N = nitrogen, and H = hydrogen; adapted from [46]) and (b) Schematic diagram of MBE, with an in-situ monitoring systems, and its main chamber scheme (adapted from [48]).

structures have also been proposed for THz detection through intersubband absorption mechanisms [23].

IV. FABRICATION AND PROCESS INNOVATIONS

Following the principles of GaN-based devices discussed in Sec III, it is clear that the performance of HEMTs, diodes, and photonic devices critically depends on the formation of high-quality heterojunctions. Consequently, this section discusses advances in growth techniques, substrate selection, and defect reduction of GaN devices. Moreover, this section also covers novel etching techniques crucial for vertical GaN devices.

A. GaN Growth Innovations

Epitaxial growth techniques critically determine the crystal quality, interface abruptness, and overall performance of GaN-based heterostructures. The two primary methods employed are metalorganic chemical vapor deposition (MOCVD) and molecular beam epitaxy (MBE). Among these, MOCVD remains the dominant process in large-scale manufacturing owing to its capability for highly uniform film growth, high throughput, and compatibility with large-diameter substrates such as sapphire, SiC, and silicon [46]. The main chemical reactions governing GaN formation during MOCVD are illustrated in Fig. 9(a), where two competing pathways are identified: the decomposition route (green dashed line) and the adduct route (red dashed line). Growth typically begins with an AlN or low-temperature GaN nucleation layer to mitigate lattice and thermal mismatches between GaN and the underlying substrate. Careful optimization of growth parameters, such as temperature, V/III precursor ratio, and reactor pressure, has led to smooth interfaces and threading dislocation




Fig. 10. Stacking sequences and inequivalent lattice sites of most common SiC polytypes viewed from the [1120] direction (adapted from [53]).

densities on the order of 10^8 cm^{-2} [47]. In contrast, MBE is often preferred for advanced structures requiring atomic-level precision, such as quantum dots and quantum cascade lasers, where abrupt interfaces and precise doping control are essential [48]. For epitaxial regrowth processes, however, MOCVD remains favorable due to its greater flexibility in in-situ etching, masking, and planarization.

Recent advances include hybrid MOCVD-MBE growth approaches that leverage the high-temperature capability of MOCVD for buffer and channel formation, combined with the low-temperature precision of MBE for upper cladding and p-type layers. This hybrid strategy enhances heterostructure quality while reducing thermal budget constraints, particularly beneficial for complex device stacks and thermally sensitive layers [49]. In addition, growth variants such as migration-enhanced epitaxy (MEE) and pulsed precursor supply techniques have significantly improved adatom mobility and promoted step-flow growth, resulting in smoother surfaces and higher 2DEG uniformity in AlGaIn/GaN heterostructures [50]. Furthermore, the introduction of hot-wall MOCVD reactors has minimized thermal gradients across the wafer, enabling superior thickness and composition uniformity in AlGaIn/GaN layers on native AlN substrates. Using these techniques, state-of-the-art 2DEG mobilities exceeding $1800 \text{ cm}^2/\text{V}\cdot\text{s}$ have been reported in high-performance GaN HEMTs [51]. Collectively, these innovations continue to push the performance envelope of GaN RF, power, and optoelectronic devices toward higher efficiency, reliability, and scalability.

B. Substrate Selection for GaN-based Devices

Due to an expensive cost and limited size of bulk GaN wafers, most GaN devices are grown heteroepitaxially on foreign substrates. The choice of a carrier substrate involves balancing lattice and thermal expansion mismatch, thermal conductivity, cost, and scalability. Common substrates include Si silicon carbide (SiC), which offers excellent thermal conductivity and low lattice mismatch; sapphire (Al_2O_3), which is cost-effective but has larger mismatch and lower thermal conductivity; and silicon (Si), which provides large-diameter wafers and CMOS compatibility at the expense of higher lattice mismatch and lower thermal conductivity. These trade-offs directly impact dislocation density, residual stress, and device reliability, making substrate selection a critical step in GaN heterostructure fabrication.




Fig. 11. Structural comparison between (a) GaN on SiC, (b) conventional GaN on FZ-Si, and (c) GaN on SiC on CZ-Si (adapted from [54]).

For photonic applications, sapphire is widely employed as a substrate due to its optical transparency, chemical stability, and low optical absorption across the visible to mid-infrared spectrum [52]. Although sapphire exhibits a large lattice mismatch ($\sim 13\%$) and low thermal conductivity ($\sim 35 \text{ W/m}\cdot\text{K}$), it remains the substrate of choice for GaN-based optoelectronic and THz photonic devices, such as light-emitting diodes, laser diodes, and photoconductive antennas, where optical performance outweighs thermal constraints.

SiC exists in multiple stacking polytypes distinguished by their Si-C bilayer sequences along the c -axis, as illustrated in Fig. 10, each offering different electrical, optical, thermal, and mechanical properties [53]. Among hundreds of the polytypes, 4H-SiC, containing both hexagonal and cubic sites, is used almost exclusively for high-power RF GaN devices due to several advantages. Its relatively small lattice mismatch with GaN reduces threading dislocation densities compared with Si or sapphire, improving mobility, leakage, and reliability. Its high thermal conductivity ($350\text{--}490 \text{ W/m}\cdot\text{K}$) enables efficient heat removal from high-power HEMTs, enhancing power density, gain, and long-term stability. In addition, its thermal expansion coefficient closely matches that of GaN, minimizing wafer bow and cracking during high-temperature MOCVD growth and enabling more uniform, well-controlled epitaxial layers essential for high-performance RF devices.

The high cost and limited wafer diameter of SiC substrates (typically capped at 100 mm) restrict their use to high-end, performance-critical applications. To overcome these limitations, recent research has explored GaN high-frequency transistors grown on high-resistivity floating-zone (FZ) Si substrates, which are cheaper, widely available, and manufactured at diameters up to 150 mm [54]. Notably, FZ-Si substrates exhibit superior crystal purity and higher achievable resistivity compared to conventional Czochralski (CZ) Si wafers, making them well-suited for GaN device fabrication. However, this approach faces significant challenges, including low manufacturing yield due to the Si substrates' susceptibility to plastic deformation during thermal cycling, and energy losses arising from the deterioration of insulating properties when devices




Fig. 12. (a) A role of a buffer layer underneath a GaN layer (adapted from [56]). (b) AlGaIn/GaN HEMT structure with a thin AlGaIn buffer layer presented in [57].

self-heat during operation. To mitigate these issues, Air Water Inc. has developed a SiC-on-CZ-Si substrate technology with large diameters up to 200 mm, which combines the thermal and mechanical advantages of SiC with the scalability and cost-effectiveness of CZ-Si [54] (see Fig. 11).

C. Defect Reduction and Dislocation Management

One of the major challenges in heteroepitaxial GaN growth lies in mitigating lattice and thermal expansion mismatches between GaN and foreign substrates, which can introduce threading dislocation densities (TDDs) exceeding $10^9\text{--}10^{10} \text{ cm}^{-2}$ in as-grown layers [55]. These extended defects degrade carrier mobility, increase leakage currents, and compromise breakdown reliability, posing serious limitations for high-performance electronic and optoelectronic devices. Consequently, regardless of substrate choice, the use of a buffer layer is essential to accommodate lattice mismatch, suppress dislocation propagation, and improve the crystalline quality of the active GaN layer [56] (see Fig. 12(a)). Notably, the buffer layer in GaN devices are commonly made of AlN, a combination of AlGaIn and GaN layers (often as a superlattice), or intentionally doped GaN [57], as shown in Fig. 12(b).

There are several techniques proposed to improve the crystalline quality of GaN epilayers above the buffer layer. The use of thin AlGaIn buffer layers inserted between AlN and GaN buffers on large-diameter Si(111) substrates promotes dislocation annihilation via dislocation interactions within the initial $\sim 200\text{--}300 \text{ nm}$ of the GaN buffer [57]. The incorporation of AlN or AlGaIn interlayers has been also shown to significantly suppress dislocation propagation in GaN. For instance, introducing an AlN interlayer between the AlGaIn and GaN buffer layers enhances 2DEG density while reducing dislocation density in both GaN and AlGaIn epilayers [58]. Moreover, epitaxial lateral overgrowth (ELOG) on patterned substrates has demonstrated the ability to lower threading dislocation densities (TDDs) to approximately 4.6×10^7




Fig. 13. Schematic of the process flow to realize the integrated CMOS + III-As/P HEMT or LED on a common Si (001) wafer. (a) Si-CMOS on a SOI wafer. (b) First wafer bonding between the Si-CMOS on SOI and a Si handle wafers. (c) Removal of the Si substrate from the SOI wafer. (d) Removal of the BOX layer and deposition of SiO₂ and SiN layers. (e) Second wafer bonding between the Si-CMOS-containing handle and a III-As/P HEMT or LED wafer. (f) Removal of the Si handle to realize the integrated Si-CMOS on III-As/P HEMT or LED wafer. (Adapted from [65]).

cm⁻² through facet-controlled lateral growth on sputtered AlN/patterned sapphire substrates (PSS) [59].

D. Etching Techniques for Vertical GaN Devices

Fabrication of vertical GaN devices requires precise etching to define mesas, isolation regions, and vertical conduction paths. Due to GaN's chemical inertness and high bond strength, dry etching techniques dominate, with inductively coupled plasma (ICP) reactive ion etching (RIE) being the method of choice [39]. Chloride-based chemistries, including Cl₂/Ar and BCl₃/Cl₂, are commonly employed as they provide high etch rates while maintaining smooth sidewalls and minimizing damage to active layers [60].

Recent advances include low-damage, high-selectivity ICP-RIE processes using multi-step etch and passivation cycles to protect sensitive surfaces and enable high-aspect-ratio vertical structures. Atomic layer etching (ALE) has emerged as a cutting-edge technique offering near-atomic-scale etch-depth control and dramatically reducing plasma-induced damage and surface roughness, which is critical for improving device performance and reliability [61], [62]. ALE enables precise layer-by-layer material removal with minimal defects and is especially beneficial for GaN or AlGaIn film thickness control and selective etching in HEMT fabrication.

V. SYSTEM INTEGRATION AND PACKAGING INNOVATIONS

Despite GaN devices' exceptional power density, breakdown strength, and high-frequency performance, their system-level deployment requires efficient electrical and thermal interconnections. Conventional packaging methods, such as wire bonding on PCBs, are simple and low-cost. However, they introduce resistive and inductive parasitics that limit mmWave and THz operation, and are often labor-intensive. Emerging integration and packaging strategies address these challenges by enabling




Fig. 14. (a) In 2.5D stacking, chips are directly attached on the package substrate through an interposer layer of a redistribution layer (RDL), Si bridge, through-silicon via (TSV), or glass. (b) In 3D stacking, multiple chip layers are stacked rather than laterally connected, with or without interposers, and bonded using TSV or other material such as copper. (Adapted from [66]).




Fig. 15. (a) Epitaxial layers of a gold-free AlGaIn/GaN-on-Si HEMT. (b) Backside dicing scheme using femtosecond laser in the dicing process of GaN-on-Si dielets. (Adapted from [67]).

compact, low-parasitic, and thermally robust interconnects, facilitating GaN-based mmWave and THz systems in CMOS-compatible and heterogeneous platforms.

A. CMOS-Compatible Techniques for GaN Device Integrations

The realization of large-scale GaN-based mmWave and THz systems increasingly relies on HI with mature CMOS platforms, which provide high-density signal routing, advanced control circuitry, and cost-effective wafer-scale processing. GaN-on-Si and GaN-CMOS co-integration approaches have emerged as promising pathways to combine GaN's high-power, high-frequency performance with the integration density and yield of silicon electronics [63], [64]. Direct wafer bonding has become one of the most effective methods for integrating GaN with CMOS circuits. For example, monolithic integration of Si-CMOS with III-V-on-Si through direct wafer bonding, as illustrated in Fig. 13, has enabled high-performance transistors with excellent interface quality while remaining compatible with standard back-end-of-line (BEOL) processes [65]. This approach avoids the thermal mismatch and contamination challenges often encountered in sequential GaN epitaxy on Si substrates.

Nevertheless, in practical GaN/CMOS implementations, the active GaN device area is typically much smaller than the surrounding Si CMOS BEOL interconnect area, resulting in low wafer utilization. To address this, recent strategies focus on fabricating GaN HEMTs as small, integration-ready chiplets (or dielets) that can be efficiently co-packaged with CMOS circuitry, maximizing wafer usage and system performance [66]. This approach leverages 2.5D and 3D integration (see Fig. 14), where GaN chiplets are mounted on interposers or interconnected via through-silicon vias (TSVs) to achieve high-density, low-parasitic connections with CMOS layers. Chiplets are pre-fabricated, compact GaN HEMT blocks optimized




Fig. 16. Illustration of an AlGaIn/AlN photonic platform (adapted from [68]).

for performance and yield. Additionally, this methodology benefits from design-technology co-optimization (DTCO) and system-technology co-optimization (STCO), bridging front-end-of-line (FEOL) and back-end-of-line (BEOL) building blocks to enable high-performance heterogeneous mmWave and THz systems.

To enable low-cost, large-scale production, gold-free integration process is required. To address this, metalization of GaN FEOL fabrication must be CMOS-compatible materials, such as Cu. Fig. 15(a) shows the schematic diagram of a gold-free GaN HEMT dielet, in which non-alloyed Ti/Al metal contacts and a Cu T-gate are utilized [67]. These dielets can be interfaced with the BEOL package via Cu-Cu thermocompression bonding. For wafer singulation, femtosecond laser dicing from the backside of the substrate, as depicted in Fig. 15(b), preventing the dielets from debris [67].

B. Integrated Photonic Circuits and Interconnects

For operation beyond 1 THz, photonic platforms offer low-loss, ultra-wideband solutions. Similar to electronic ICs, photonic integrated circuits (PICs) consist of a variety of active and passive components. Beyond the THz photonics discussed in Sec. III, numerous GaN-based components, such as Mach-Zehnder interferometers (MZIs), directional couplers, and microring resonators, can be interconnected via photonic waveguides, as illustrated in Fig. 16, to implement specific functionalities. In [68], AlGaIn ridge waveguides on an AlN-sapphire platform were investigated, demonstrating low propagation loss and strong optical confinement, which enables efficient integration of active and passive devices on a single chip. Being GaN-compatible, such platforms allow combining modulators, splitters, detectors, and nonlinear GaN elements to perform on-chip frequency conversion, routing, and signal processing for mmWave and THz applications. For example, integrating these PICs with conventional electronic systems facilitates compact, broadband photonic beamforming [69], [70], as well as chip-scale interfaces between high-speed optical links and electronics in data centers and 5G/6G base stations. Nevertheless, significant research is still required to realize fully functional GaN photonic chiplets for practical system-level deployment.

C. Advanced Packaging Technologies

Emerging 2.5D and 3D HI technologies are becoming essential for realizing high-performance GaN-based mmWave




Fig. 17. Device-in-Package glass integration platform for RF GaN dielets (adapted from [68]).

and THz systems. By stacking or co-packaging GaN HEMTs, CMOS control circuits, and photonic modules, 3D HI can overcome footprint limitations, reduce parasitic interconnects, and enhance system-level performance. The design of such systems requires careful consideration of substrate selection, as it affects mechanical stability, thermal conductivity, and RF signal integrity. Electrical design must minimize parasitic resistance, capacitance, and inductance, particularly at mmWave and THz frequencies, while thermal management strategies, such as including heat-spreading interposers and through-substrate vias, are critical to ensure reliability and maintain device performance under high-power operation.

Recent advances in 3D HI increasingly leverage novel substrate and interposer technologies to optimize electrical, thermal, and mechanical performance. For mmWave and THz applications, glass substrates have become attractive platforms due to their low dielectric loss, excellent surface planarity, high thermal stability, and more importantly customizable properties during manufacturing processes [71]. Fig. 17 illustrates the HI of GaN dielets with in-package components, such as through-glass interconnects and antennas, in a glass housing. Notably, continued progress in co-design and co-modeling approaches that link multiple physical domains, including electrical, mechanical, and thermal, is required for high performance, highly-packed mmWave and THz HI systems. Furthermore, advanced additive manufacturing materials and techniques are yet to be explored to enable large-scale, cost effective fabrication and assembly.

VI. CONCLUSION

This paper reviews recent advancements in full-stack GaN technologies for emerging mmWave and THz applications. It provides a comprehensive overview of GaN-based electronics, focusing on HEMTs and diodes, as well as THz photonics, highlighting key innovations in device fabrication processes. Furthermore, the paper discusses promising heterogeneous integration and advanced packaging techniques that have the potential to transform the design and performance of next-generation mmWave and THz systems.

ACKNOWLEDGMENTS

The author thanks Prof. Sanjay Banerjee for providing this great opportunity to explore GaN-based mmWave and THz technologies for the first time.

REFERENCES

- [1] A. E. C. Redondi, C. Innamori, S. Gallucci, S. Focchi, and F. Matera, "A survey on future millimeter-wave communication applications," *IEEE Access*, pp. 1–1, Jan. 2024, doi: 10.1109/access.2024.3438625.
- [2] J. M. Jornet, E. W. Knightly, and D. M. Mittleman, "Wireless communications sensing and security above 100 GHz," *Nat. Commun.*, vol. 14, no. 1, Feb. 2023, doi: 10.1038/s41467-023-36621-x.
- [3] A. V. Muppala, "New directions in millimeter-wave imaging: Systems, circuits and algorithms," Ph.D. dissertation, Dept. of Electrical and Computer Engineering, Univ. of Michigan, Ann Arbor, 2025. [Online]. Available: <https://dx.doi.org/10.7302/26990>.
- [4] J. Chen, S.-X. Huang, K. F. Chan, G.-B. Wu, and C. H. Chan, "3D-printed aberration-free terahertz metalens for ultra-broadband achromatic super-resolution wide-angle imaging with high numerical aperture," *Nat. Commun.*, vol. 16, no. 1, Jan. 2025, doi: 10.1038/s41467-024-55624-w.
- [5] J. Li *et al.*, "Rapid sensing of hidden objects and defects using a single-pixel diffractive terahertz sensor," *Nat. Commun.*, vol. 14, no. 1, p. 6791, Oct. 2023, doi: 10.1038/s41467-023-42554-2.
- [6] W. Jiang *et al.*, "Terahertz communications and sensing for 6G and beyond: A comprehensive review," *IEEE Commun. Surv. Tutor.*, vol. 26, no. 4, pp. 2326–2381, Fourthquarter 2024, doi: 10.1109/COMST.2024.3385908.
- [7] K. Sengupta, T. Nagatsuma, and D. M. Mittleman, "Terahertz integrated electronic and hybrid electronic-photon systems," *Nat. Electron.*, vol. 1, no. 12, pp. 622–635, Dec. 2018, doi: 10.1038/s41928-018-0173-2.
- [8] I. F. Akyildiz, C. Han, Z. Hu, S. Nie, and J. M. Jornet, "Terahertz band communication: An old problem revisited and research directions for the next decade," *IEEE Trans. Commun.*, vol. 70, no. 6, pp. 4250–4285, Jun. 2022, doi: 10.1109/tcomm.2022.3171800.
- [9] Y. Li, K. Tantiwanichapan, A. K. Swan, and R. Paiella, "Graphene plasmonic devices for terahertz optoelectronics," *Nanophotonics*, vol. 9, no. 7, May 2020, doi: 10.1515/nanoph-2020-0211.
- [10] R. Han, "The pursuit of practical applications of THz CMOS chips," in *2024 IEEE Custom Integrated Circuits Conference (CICC)*, Denver, CO, USA, 2024, pp. 1–7, doi: 10.1109/CICC60959.2024.10529072.
- [11] J. Singh *et al.*, "14-nm FinFET Technology for analog and RF Applications," *IEEE Trans. Electron. Devices*, vol. 65, no. 1, pp. 31–37, Jan. 2018, doi: 10.1109/TED.2017.2776838.
- [12] R. Carter *et al.*, "22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications," in *2016 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2016, pp. 2.2.1–2.2.4, doi: 10.1109/IEDM.2016.7838029.
- [13] D. Kissinger, G. Kahmen and R. Weigel, "Millimeter-wave and terahertz transceivers in SiGe BiCMOS technologies," *IEEE Trans. Microw. Theory Tech.*, vol. 69, no. 10, pp. 4541–4560, Oct. 2021, doi: 10.1109/TMTT.2021.3095235.
- [14] W. Choi and K. K. O, "Enabling applications of electromagnetic waves at 0.3–1.0 THz using silicon electronic integrated circuits," *ACS Photonics*, vol. 11, no. 4, pp. 1362–1375, Mar. 2024, doi: 10.1021/acsp Photonics.3c01129.
- [15] W. Choi, "Terahertz electronics survey," [Online]. Available: <https://www.wchoi.net/thz> (accessed Oct 20, 2025).
- [16] Y. Huang, Y. Shen, and J. Wang, "From terahertz imaging to terahertz wireless communications," *Engineering*, Sep. 2022, doi: 10.1016/j.eng.2022.06.023.
- [17] X. Li, P. Yadav, T. Palacios and M. Swaminathan, "Heterogeneously-integrated amplifier-on-Glass with embedded gallium nitride (GaN) dielet for mmWave applications," in *2025 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, San Francisco, CA, USA, 2025, pp. 323–326, doi: 10.1109/RFIC61188.2025.11082889.
- [18] M. Rais-Zadeh *et al.*, "Gallium Nitride as an Electromechanical Material," *J. Microelectromech. Syst.*, vol. 23, no. 6, pp. 1252–1271, Dec. 2014, doi: 10.1109/JMEMS.2014.2352617.
- [19] A. A. Burk *et al.*, "SiC and GaN wide bandgap semiconductor materials and devices," *Solid-State Electronics*, vol. 43, no. 8, pp. 1459–1464, Aug. 1999, doi: 10.1016/s0038-1101(99)00089-1.
- [20] "Indium Phosphide (InP) Semiconductors," AZoM.com [Online]. Available: <https://www.azom.com/article.aspx?ArticleID=8364> (accessed Oct 20, 2025).
- [21] Y. -C. Wei *et al.*, "Design of ultrawideband high-efficiency GaN-based power amplifiers," *IEEE Microw. Mag.*, vol. 26, no. 10, pp. 26–48, Oct. 2025, doi: 10.1109/MMM.2024.3520028.
- [22] Kenji Ikushima, A. Ito, and S. Okano, "Generation, transmission, and detection of terahertz photons on an electrically driven single chip," *Appl. Phys. Lett.*, vol. 104, no. 5, Feb. 2014, doi: 10.1063/1.4864168.
- [23] K. Ahi, "Review of GaN-based devices for terahertz operation," *Optical Engineering*, vol. 56, no. 09, p. 1, Sep. 2017, doi: 10.1117/1.oe.56.9.090901.
- [24] M. Meneghini *et al.*, "GaN-based power devices: Physics, reliability, and perspectives," *J. Appl. Phys.*, vol. 130, no. 18, p. 181101, Nov. 2021, doi: 10.1063/5.0061354.
- [25] E. T. Yu, X. Z. Dang, P. M. Asbeck, S. S. Lau, and G. J. Sullivan, "Spontaneous and piezoelectric polarization effects in III–V nitride heterostructures," *J. Vac. Sci. Technol., B, Microelectron. nanometer struct.*, vol. 17, no. 4, p. 1742, 1999, doi: 10.1116/1.590818.
- [26] O. Ambacher *et al.*, "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face Al-GaN/GaN heterostructures," *J. Appl. Phys.*, vol. 85, no. 6, pp. 3222–3233, Mar. 1999, doi: 10.1063/1.369664.
- [27] "Gallium Nitride (GaN) HEMTs," Millimeter-Wave Electronics Laboratory (MWE) [Online]. Available: <https://mwe.ee.ethz.ch/research/HEMT/GaNHEMTs.html> (accessed Oct. 22, 2025).
- [28] P. Saunier, "GaN for next generation electronics," in *2014 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)*, La Jolla, CA, USA, 2014, pp. 1–4, doi: 10.1109/CSICS.2014.6978558.
- [29] H. W. Then *et al.*, "Scaled submicron field-plated enhancement mode high-K gallium nitride transistors on 300mm Si(111) wafer with power FoM (RON xQGG) of 3.1 mohm-nC at 40V and fT/fMAX of 130/680GHz," in *2022 International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2022, pp. 35.1.1–35.1.4, doi: 10.1109/IEDM45625.2022.10019373.
- [30] S. Chowdhury and U. K. Mishra, "Lateral and vertical transistors using the AlGaIn/GaN heterostructure," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3060–3066, Oct. 2013, doi: 10.1109/TED.2013.2277893.
- [31] M. Meneghini, O. Hilt, J. Wuerfl, and G. Meneghesso, "Technology and reliability of normally-off GaN HEMTs with p-type gate," *Energies*, vol. 10, no. 2, p. 153, Jan. 2017, doi: 10.3390/en10020153.
- [32] O. Odabasi, M. I. Khan, X. Zhai, H. Rana and E. Ahmadi, "Enhancement mode n-polar deep recess GaN HEMT with record small signal performance," *IEEE Electron Device Lett.*, vol. 46, no. 9, pp. 1505–1508, Sept. 2025, doi: 10.1109/LED.2025.3585597.
- [33] T. -Y. Yang *et al.*, "The effect of fluorine doping in the charge trapping layer on device characteristics and reliability of E-Mode GaN MIS-HEMTs," *IEEE Trans. Electron Devices*, vol. 71, no. 6, pp. 3603–3608, June 2024, doi: 10.1109/TED.2024.3393933.
- [34] C. Langpoklakpam, A.-C. Liu, Y.-K. Hsiao, C.-H. Lin, and H.-C. Kuo, "Vertical GaN MOSFET Power Devices," *Micromachines*, vol. 14, no. 10, pp. 1937–1937, Oct. 2023, doi: 10.3390/mi14101937.
- [35] D. M. Pozar, *Microwave Engineering*, 4th ed. Hoboken, NJ: Wiley, 2012.
- [36] M. Alathbah, "Development and modelling of gallium nitride based lateral Schottky barrier diodes with anode recesses for mmWave and THz applications," *Micromachines*, vol. 14, no. 1, p. 2, Jan. 2023, doi: 10.3390/mi14010002.
- [37] A. Li *et al.*, "Multichannel AlGaIn/GaN Schottky Barrier Diode with Low Turn-On Voltage and On-Resistance," *Phys. Status Solidi A*, vol. 219, no. 13, May 2022, doi: 10.1002/pssa.202200194.
- [38] Y. Dai, Z. Zhao, T. Luo, Z. Yu, W. Guo, and J. Ye, "Lateral polarity controlled quasi-vertical GaN Schottky barrier diode with sidewalls

- absence of plasma damages,” *Appl. Phys. Lett.*, vol. 123, no. 25, Dec. 2023, doi: 10.1063/5.0174847.
- [39] Y. Sun *et al.*, “Optimization of mesa etch for a quasi-Vertical GaN Schottky barrier diode (SBD) by inductively coupled Plasma (ICP) and device characteristics,” *Nanomaterials*, vol. 10, no. 4, pp. 657–657, Apr. 2020, doi: 10.3390/nano10040657.
- [40] D. Ghindani *et al.*, “Towards bandwidth-enhanced GaN-based terahertz photoconductive antennas,” in *2019 44th International Conference on Infrared, Millimeter, and Terahertz Waves (IRMMW-THz)*, Paris, France, 2019, pp. 1–2, doi: 10.1109/IRMMW-THz.2019.8874074.
- [41] C. B. Uzundal *et al.*, “Efficient on-chip terahertz generation and detection with GaN photoconductive emitters,” *Light Sci. Appl.*, vol. 14, no. 1, Jun. 2025, doi: 10.1038/s41377-025-01870-6.
- [42] C. Xiong *et al.*, “Integrated GaN photonic circuits on silicon (100) for second harmonic generation,” *Opt. Express*, vol. 19, no. 11, pp. 10462–10462, Jan. 2014, doi: 10.1364/oe.19.010462.
- [43] F. Ye *et al.*, “M-plane GaN terahertz quantum cascade laser structure design and doping effect for resonant-phonon and phonon-scattering-injection schemes,” *Sci. Rep.*, vol. 13, no. 1, Jul. 2023, doi: 10.1038/s41598-023-38627-3.
- [44] H. Yang *et al.*, “The enhanced photo absorption and carrier transportation of InGaN/GaN quantum wells for photodiode detector applications,” *Sci. Rep.*, vol. 7, no. 1, Feb. 2017, doi: 10.1038/srep43357.
- [45] Y. Chassagneux *et al.*, “Limiting factors to the temperature performance of THz quantum cascade lasers based on the resonant-phonon depopulation scheme,” *IEEE Trans. Terahertz Sci. Technol.*, vol. 2, no. 1, pp. 83–92, Jan. 2012, doi: 10.1109/TTHZ.2011.2177176.
- [46] Z. Zhang, Z. Liu, and H. Fang, “Influences of growth parameters on the reaction pathway during GaN synthesis,” *J. Cryst. Growth*, vol. 482, pp. 44–55, Nov. 2017, doi: 10.1016/j.jcrysgro.2017.11.002.
- [47] B. McEwen *et al.*, “Influence of dislocation density and interfacial lattice mismatch on MOCVD-grown Be-doped GaN,” in *Proc. SPIE PC12421, Gallium Nitride Materials and Devices XVIII*, Mar. 2023.
- [48] X. Wang and A. Yoshikawa, “Molecular beam epitaxy growth of GaN, AlN and InN,” *Prog. Cryst. Growth Charact. Mater.*, vol. 48–49, pp. 42–103, Jan. 2004, doi: 10.1016/j.pcrysgrow.2005.03.002.
- [49] J. Fang *et al.*, “High-performance GaN-based green laser diodes with low thermal degradation via hybrid MOCVD-MBE growth,” *Appl. Phys. Lett.*, vol. 127, no. 7, Aug. 2025, doi: 10.1063/5.0289525.
- [50] Hajime Asahi; Yoshiji Horikoshi, “Migration-Enhanced Epitaxy and its Application,” in *Molecular Beam Epitaxy: Materials and Applications for Electronics and Optoelectronics*, Wiley, 2019, pp.41–56, doi: 10.1002/9781119354987.ch3.
- [51] R. D. Carrascon, S. Richter, M. Nawaz, P. P. Paskov, and Vanya Darakchieva, “Hot-wall MOCVD for High-quality homoepitaxy of GaN: Understanding nucleation and design of growth strategies,” *Cryst. Growth Des.*, vol. 22, no. 12, pp. 7021–7030, Nov. 2022, doi: 10.1021/acs.cgd.2c00683.
- [52] “Sapphire Substrates,” Ossila, 2025 [Online]. Available: <https://www.ossila.com/products/sapphire-substrates> (accessed Oct. 30, 2025).
- [53] G. Gruber. “Performance and reliability limiting point defects in SiC power devices”. PhD thesis. Graz University of Technology, Dec. 2017.
- [54] “AIR WATER Development of new GaN (gallium nitride) layered structure,” GASpedia, Nov. 26, 2020 [Online]. Available: <https://igaspedia.com/en/2020/11/26/air-water-development-of-new-gan/> (accessed Oct. 30, 2025).
- [55] H.-Y. Shih *et al.*, “Ultralow threading dislocation density in GaN epilayer on near-strain-free GaN compliant buffer layer and its applications in hetero-epitaxial LEDs,” *Sci. Rep.*, vol. 5, no. 1, Sep. 2015, doi: 10.1038/srep13671.
- [56] “Mitsubishi Electric develops high-output, high-efficiency GaN power amplifier on Si substrate for mobile communications base stations,” Mitsubishielectric.com, 2025 [Online]. Available: <https://www.mitsubishielectric.com/news/2012/0620.html> (accessed Oct. 31, 2025).
- [57] Y. Yan, J. Huang, L. Pan, B. Meng, Q. Wei, and B. Yang, “Investigation of the dislocation behavior of 6- and 8-inch AlGaIn/GaN HEMT structures with a thin AlGaIn buffer layer grown on Si substrates,” *Inorganics*, vol. 12, no. 8, pp. 207–207, Jul. 2024, doi: 10.3390/inorganics12080207.
- [58] D. M. Tobaldi *et al.*, “AlN interlayer-induced reduction of dislocation density in the AlGaIn epilayer,” *CrystEngComm*, Jan. 2024, doi: 10.1039/d4ce00191e.
- [59] C. He *et al.*, “High-Quality GaN Epilayers Achieved by Facet-Controlled Epitaxial Lateral Overgrowth on Sputtered AlN/PSS Templates,” *ACS Appl. Mater. Interfaces.*, vol. 9, no. 49, pp. 43386–43392, Nov. 2017, doi: 10.1021/acsami.7b14801.
- [60] S. Zhou, B. Cao, and S. Liu, “Dry etching characteristics of GaN using Cl₂/BCl₃ inductively coupled plasmas,” *Appl. Surf. Sci.*, vol. 257, no. 3, pp. 905–910, Nov. 2010, doi: 10.1016/j.apsusc.2010.07.088.
- [61] L. Hamraoui *et al.*, “Atomic layer etching of gallium nitride using fluorine-based chemistry,” *J. Vac. Sci. Technol., A*, vol. 41, no. 3, Apr. 2023, doi: 10.1116/6.0002452.
- [62] S. Lee *et al.*, “Atomic layer etching for vertical trench control and electrical optimization in high-density low-k materials,” *J. Vac. Sci. Technol., A*, vol. 43, no. 6, Oct. 2025, doi: 10.1116/6.0004834.
- [63] I. Nasr, “RF GaN on silicon: The best of two worlds,” Infineon Technologies, Neubiberg, Germany, White paper, 2021. Available: <https://www.infineon.com/assets/row/public/documents/24/54/infineon-rf-gan-on-silicon-article-en.pdf?fileId=8ac78c8c8eeb092c018f85ecfe59530a>.
- [64] “GaN-on-Silicon: The scalable future of wireless infrastructure,” *GlobalFoundries*, Aug. 27, 2025, [Online]. Available: <https://gf.com/blog/gan-on-silicon-the-scalable-future-of-wireless-infrastructure/> (accessed Oct. 31, 2025).
- [65] J. Lee *et al.*, “Monolithic integration of Si-CMOS and III-V-on-Si through direct wafer bonding process,” *IEEE J. Electron Devices Soc.*, vol. 6, pp. 571–578, 2018, doi: 10.1109/JEDS.2017.2787202.
- [66] P. Yadav, “Design/System Technology Co-optimization of Gallium Nitride High Electron Mobility Transistors for Next-G 3DIC Heterogeneous Integration of Gallium Nitride and Si CMOS,” M.S. Thesis, EECS, MIT, Cambridge, MA, USA, 2024.
- [67] P. Yadav *et al.*, “3D-millimeter wave integrated circuit (3D-mmWIC): A gold-free 3D-integration platform for scaled RF GaN-on-Si dielets with Intel 16 Si CMOS,” in *2025 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, San Francisco, CA, USA, 2025, pp. 327–330, doi: 10.1109/RFIC61188.2025.11082852.
- [68] S. Gündoğdu *et al.*, “AlGaIn/AlN heterostructures: An emerging platform for integrated photonics,” *npj Nanophotonics*, vol. 2, no. 1, Jan. 2025, doi: 10.1038/s44310-024-00048-z.
- [69] D. W. Prather and C. A. Schuetz, “Photonic integrated circuits in RF beamforming for optimized 5G/6G wireless communications,” in *2023 IEEE Research and Applications of Photonics in Defense Conference (RAPID)*, Miramar Beach, FL, USA, 2023, pp. 1–2, doi: 10.1109/RAPID54473.2023.10264721.
- [70] B. Paul, K. Sertel and N. K. Nahar, “Photonic beamforming for 5G and beyond: A review of true time delay devices enabling ultra-wideband beamforming for mmWave communications,” *IEEE Access*, vol. 10, pp. 75513–75526, 2022, doi: 10.1109/ACCESS.2022.3188992.
- [71] M. Swaminathan *et al.*, “Glass packaging for 6G applications,” *IEEE Microw. Mag.*, vol. 26, no. 6, pp. 46–64, June 2025, doi: 10.1109/MMM.2025.3540325.