Embedded Systems

Semester 1, 2025

Dr Chris Lehnert

Tarang Janawalkar





Embedded Systems CONTENTS


Contents

C	ontei	nts	1
1	Inti	roduction	2
	1.1	Definition of an Embedded System	2
		1.1.1 Types of Embedded Systems	2
	1.2	Advanced RISC Machines	2
		1.2.1 ARM Cortex Cores	3
	1.3	Characteristics of an Embedded System	3
		1.3.1 Design Goals	4
	1.4	Real-Time Applications	4
		1.4.1 Real-Time Operating Systems	4
	1.5	Tiva C Series Microcontrollers	4
		1.5.1 Arm Cortex-M4 Processor	5
		1.5.2 Programming Models	6
	1.6	Microcontroller Architecture	7
	1.7	Microcontroller Memory	7
		1.7.1 Memory Map	8
		1.7.2 Bit-Banding	8
Ι	$\mathbf{M}_{\mathbf{i}}$	icrocontroller Peripherals	8
I 2	\mathbf{Sys}	stem Control	9
	2.1	System Clock	9
		2.1.1 Oscillator Source	9
		2.1.2 System Clock Source	10
		2.1.3 SysCtlClockFreqSet()	10
		2.1.4 Example	10

1 Introduction

1.1 Definition of an Embedded System

An embedded system is a combination of computer hardware and software designed for a specific function or functions within a larger system. These systems typically contain computer hardware within their implementation and are used in devices to simplify system design and provide flexibility. Often, the user is unaware that a processor is present in the device as an embedded system comprises a suite of different components that communicate with each other to perform a specific task. These components include the processor, memory, and analog/digital ports—which form the microcontroller—and ports that are connected to various input/output devices such as sensors, actuators, and user interfaces—each of which interact with the environment. This is illustrated in the figure below, where the grey box represents the embedded system.



1.1.1 Types of Embedded Systems

Embedded systems can be classified into three main categories:

- Centralised: One node performs all work.
- Distributed: Nodes distribute work across sub-nodes.
- Decentralised: Nodes are only connected to peers in a network.

1.2 Advanced RISC Machines

Advanced RISC Machine (ARM) is a family of Instruction Set Architectures (ISAs) for computer processors. These ISAs are developed and designed by Arm Holdings so that they can be licensed to other companies that design their own ARM-based processors. ARM processors are found in many battery operated devices such as mobile phones, tablets, embedded systems, and some newer laptops.

Reduced Instruction Set Computer (RISC) processors are popular in such applications due to their high performance per watt and ability to execute all instructions in a single cycle. Additionally, because the architecture uses fixed-length instructions, instructions are also easier to pipeline, leading to increased parallelism. The RISC architecture focuses on small and highly-optimised instructions rather than the highly-specialised set of instructions found on Complex Instruction Set Computer (CISC) architectures such as x86. Although this may seem restrictive, this allows instructions to be executed at a greater frequency resulting in improved performance. Complex operations can then be performed in software using these instructions.

1.2.1 ARM Cortex Cores

ARM develops many families of processing cores for a range of different functions:

- Cortex-A: Highest performance cores—optimised for rich operating systems.
- Cortex-R: Fast response cores—optimised for high-performance, hard real-time applications.
- Cortex-M: High efficiency cores—optimised for discrete processing and microcontrollers.
- SecurCore: Tamper resistant cores—optimised for security applications.

1.3 Characteristics of an Embedded System

Embedded systems are characterised by several features. At a high level, they may be designed to be:

- Highly stable
- Time specific
- Task specific
- Cost effective
- Minimal in interface
- Easy to operate
- Real-time
- High-efficiency
- Reliable
- Memory constrained
- Power constrained
- Fault tolerant

1.3.1 Design Goals

These characteristics lead to several design goals in embedded systems such as:

- Reliability: Some systems may be critical to a mission, or life-threatening, and must be able to operate 24/7 without rebooting.
- Performance: Systems may need to respond to many events within a time frame using resources such as computing speed and power effectively. Constraints may need to be placed on inputs to prevent buffer overflows, and inaccuracies from floating-point calculations must be properly handled.
- Cost: Systems may be marketed to consumers and must therefore manufacturing minimise cost and be easy to produce.

1.4 Real-Time Applications

A system is said to be real-time if the total correctness of an operation not only depends on its logical correctness, but also upon the time in which it is performed. A primary design goal of real-time systems is **meeting deadlines**.

- Soft real-time systems execute as fast as possible requiring on explicit deadline on the response time.
- Hard real-time systems impose a strict deadline on the response time. If the deadline is missed, the system fails.

1.4.1 Real-Time Operating Systems

Embedded systems are typically developed using low-level programming languages such as C, C++, and assembly, for their performance and reliable compilation. The compilation process is different from that of a desktop application where code is compiled into an executable file which can be executed by the operating system. Instead, embedded systems (or those with sufficient resources) make use of **real-time kernel** libraries alongside application code to produce a single binary image that is flashed onto the device. These systems are known as real-time operating systems (RTOS). The kernel is software that manages this real-time system by providing abstractions for creating threads (tasks), scheduling, input/output operations, memory management, and other functions in an operating system.

1.5 Tiva C Series Microcontrollers

This unit uses the Texas Instruments Tiva C series TM4C1294NCPDT microcontroller which is housed on the EK-TM4C1294XL evaluation board. This microcontroller chip is based on an ARM Cortex-M4 core and includes several on-chip peripherals such as an Ethernet controller, USB interface, analog-to-digital converters (ADCs), and timers. The evaluation board also provides additional hardware such as LEDs, switches, a touch screen, and other input/output devices, all of which can be interfaced with the microcontroller.

4

1.5.1 Arm Cortex-M4 Processor

Some technical specifications of the Cortex-M4 processor are described below:

- Architecture: Armv7E-M
- Bus Interface: 3x Advanced Microcontroller Bus Architecture 3 Advanced High-performance Bus-Lite (AHBA 3 AHB-Lite) interface (Harvard bus architecture)
- Instruction Set Architecture Support: Thumb or Thumb-2¹, hardware divide, single-cycle multiply, etc.
- **Pipeline**: 3-stage (Fetch-Decode-Execute)

A block diagram of the Cortex-M4 processor, and its register set are shown below.




Figure 1: Block diagram of the Cortex-M4 processor.

¹The thumb instruction set is a subset of the most commonly used 32-bit ARM instructions. Thumb instructions are 16 bits long and have corresponding 32-bit ARM instructions that perform the same function. They are used to reduce code size and improve performance in memory-constrained applications. Thumb2 provides enhancements to Thumb by introducing a new conditional instruction amongst other improvements.




Figure 2: Register set of the Cortex-M4 processor.

1.5.2 Programming Models

Tiva C series microcontrollers can be programmed using the **Direct Register Access Model** where the application accesses hardware registers directly using pointers and bitwise operations. This model results in small and more efficient code.

The registers in this model can be accessed by including the tm4c1294ncpdt.h header file, which contains register definitions for all peripherals on the Tiva C series microcontroller.

#include "inc/tm4c1294ncpdt.h"

The macros in this header file use the following naming conventions:

• Suffixes:

- R: Access to the memory-mapped register.
- _M: Mask for a multi-bit field.

- _S: Shift value for field alignment.
- Register Name Structure: <MODULE><INSTANCE>_<REGISTER>_R
- Bit Field Name Structure: <MODULE><INSTANCE>_<REGISTER>_<FIELD>. Bit fields with multiple values are often suffixed with _M, _S, or a value.

Alternatively, we can use the **Software Driver Model** where the application uses a development API such as the **TivaWare** software development kit (SDK) to access hardware registers. This model aims to simplify the development process by providing functions for accessing peripherals such as GPIO, UART, I2C, SPI, and ADC.

1.6 Microcontroller Architecture

A microcontroller is made up of a microprocessor, memory, peripherals, and I/O. Communication between the microprocessor and these devices is facilitated through the system bus that consists of an address bus, data bus, and control bus². This bus allows shared communication between a single processor and device at a time. To overcome this limitation and allow multiple devices to communicate with multiple processors concurrently, a bus matrix is often used instead of, or in addition to, the system bus. Furthermore, microprocessor architecture also determines whether code memory and data memory are accessed via the same data bus, where:

- von Neumann Bus Architecture accesses code and data memory from the same bus.
- Harvard Bus Architecture accesses code and data memory from two separate buses, called the instruction code bus (I-code bus) and the data code bus (D-code bus).

1.7 Microcontroller Memory

The TM4C1294NCPDT microcontroller is integrated with the following set of on-chip memory:

- Non-Volatile Memory (retains data when powered off):
 - $-1024 \,\mathrm{KB}$ Flash Memory (4 × 256 KB banks) used for storing program code.
 - 6 K B Electronically Erasable Programmable Read-Only Memory (EEPROM) used for storing non-volatile data.
 - Internal Read-Only Memory (ROM) loaded with TivaWare for C Series software: TivaWare Peripheral Driver Library and TivaWare Boot Loader.
- Volatile Memory (loses data when powered off):
 - 256 K B Single-Cycle Static Random Access Memory (SRAM) used for very fast data access and frequent read/write operations. This memory is the runtime memory for the program stack, peripheral registers, and runtime variables.

²A bus refers to a group of lines carrying digital signals.

1.7.1 Memory Map

Desktop architectures typically have separate address spaces for memory and peripherals, where input and output devices are mapped to a separate address space. However, the TM4C1294NCPDT microcontroller uses a shared address space for memory and peripherals, which is known as the memory map.

Address Range	Memory Region	Description
0x0000_0000 - 0x1FFF_FFFF	Code	This executable region is for program code. Data can also be stored here.
0x2000_0000 - 0x3FFF_FFFF	SRAM	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas.
0x4000_0000 - 0x5FFF_FFFF	Peripheral	This region includes bit band and bit band alias areas.
0x6000_0000 - 0x9FFF_FFFF	External RAM	This executable region is for data.
OxAOOO_OOOO - OxDFFF_FFFF	External device	This region is for external device memory.
0xE000_0000 - 0xE00F_FFFF	Private peripheral bus	This region includes the NVIC, system timer, and system control block.
0xE010_0000 - 0xFFFF_FFFF	Reserved	-

Table 1: Memory Access Map on the TM4C1294NCPDT Microcontroller.

1.7.2 Bit-Banding

The ARM Cortex-M4 processor supports a feature called **bit-banding** which maps a full word of memory to a single bit in the bit-band region. This eliminates the need for read-modify-write operations, as individual bits can be set, cleared, or toggled directly from an alias address. This technique is used on the TM4C1294NCPDT as it uses a 32-bit word size, resulting in 4GB of addressable memory, of which, peripherals only use a small portion. The remaining region of memory is therefore used for alias addresses that serve this purpose.

Part I Microcontroller Peripherals

The following sections highlight the functionality of various peripherals and provide examples of their configuration using the TivaWare Peripheral Driver Library.

2 System Control

System control determines the overall operation of the device by:

- controlling the system clock,
- configuring which peripherals are enabled,
- configuring the device and its resets, and by
- providing information about the device.

2.1 System Clock

The main system clock is used to clock the processor and all peripherals on the device. The system clock frequency is determined through the following steps:

1. Select the input source:

Choose an oscillator source (internal oscillator or external crystal) and configure the frequency of the oscillator.

2. Apply a frequency multiplier: (optional)

A Phase-Locked Loop (PLL) can be used to multiply an input frequency using a Voltage Controlled Oscillator (VCO).

3. Apply Frequency Divider: (optional)

The system clock divider can be used to divide the output frequency of the PLL or oscillator source.

4. Select the system clock source:

Choose whether the system clock is driven by the PLL output or directly by the oscillator source.

2.1.1 Oscillator Source

The oscillator source can be one of the following:

- SYSCTL_OSC_MAIN to use an external crystal or oscillator.
- SYSCTL_OSC_INT to use the 16 M Hz precision internal oscillator.
- SYSCTL_OSC_INT30 to use the internal low frequency oscillator.
- SYSCTL_OSC_EXT32 to use the hibernate modules 32.786 kHz oscillator.

When using an external crystal, the frequency is set using the macro SYSCTL_XTAL_<frequency>MHZ where <frequency> is the frequency of the crystal in M Hz.

2.1.2 System Clock Source

The system clock source may be configured to use the output of the PLL or be directly driven by the oscillator source using one of the following macros:

- SYSCTL_USE_PLL is used to select the PLL output as the system clock.
- SYSCTL_USE_OSC is used to choose one of the oscillators as the system clock.

When using the PLL, the VCO frequency can be configured using one of the following macros:

- SYSCTL_CFG_VCO_480 to set the PLL VCO output to 480 M Hz
- SYSCTL_CFG_VCO_320 to set the PLL VCO output to $320\,\mathrm{M\,Hz}$

The SysCtlClockFreqSet() function attempts to match the requested system clock frequency to the closest possible value based on the configuration of the device clocking.

2.1.3 SysCtlClockFreqSet()

Prototype:

```
uint32_t SysCtlClockFreqSet(uint32_t ui32Config, uint32_t ui32SysClock);
```

Parameters:

- ui32Config is the required configuration of the device clocking.
- ui32SysClock is the requested processor frequency.

Returns:

The actual configured system clock frequency in Hz or zero if the value could not be changed due to a parameter error or PLL lock failure.

2.1.4 Example