

### डॉ.श्यामाप्रसादमुखर्जी अंतरराष्ट्रीयसूचनाप्रौद्योगिकीसंस्थान

# Dr.Shyama Prasad Mukherjee International Institute of Information Technology, Naya Raipur

(a Joint Initiative of NTPC & Govt. of Chhattisgarh)

Email: iiitnr@iiitnr.ac.in, Tel: (0771) 2474040, Web: www.iiitnr.ac.in

Est.2015

### **END-TERM EXAMINATION (2023-24)**

Bran	ch: CSE	Subject Code: CS	203CA Subj	ect: Computer A	Architecture	Semester: 4th
Instr	uctor Name: D	r. Vinay Kumar	Max Marks:50	I	Ouration: 2 Hrs.	Date:13-05-2024
Atter	npts all questio	ns.				
Oues	tion 1: Choose	the correct alterna	tives for the followi	ing:		
j i		following is not the o				
•	a) RAR		WAR d) W			
ii	A direct mapped cache memory with n blocks is nothing but which of the following set associative cache					
	memory orga			J		
		ssociative b) 1-way s	set associative c) 2-v	vay set associativ	ve d) n-way set ass	ociative.
iii	A pipeline stage is					
	a) sequential	-		b) combina	ational circuit	
		both sequential and	combinational circu	its d) none of	these	
iv	The CPU time needed to execute the program is estimated by finding the product of					
	a) Instruction counts, Cycles per Instruction b) Instruction counts, Cycles per Instruction, cycle time					
	c) Instruction counts, Cycles per Instruction, frequency d) Instruction counts, frequency, cycle time					
V	The reciproca	l of the clock period	is called			
		t b) Efficiency c) Fre				
vi	, ,	ar pipeline with k sta				
	a) k-(n+1)	b) k*(n-1)	c) k+(n+1)	d) k+(	(n-1)	
vii		following statement				
		data hazard could be			1	
		mal in-order 5 stage				20.1
					i its ID/EX pipeline	register will bypass
		(-unit directly to EX/			andina ann baus DA	111/ and 11/AB
		mal 5 stage in order	RISC pipeline witho	ut operand forwa	arding can have KA	tvv and vvAK
	hazaro		, s) 11.8.1\	√ only d)	III & IV only	
	a) I only	b) 1 & III only following statements		v only u)	III & IV OIIIy	
viii		ynamic scheduled pr		rution unit writes	the result and the	name of the
		ration station waitin			the result and the	name or the
		peculative dynamic s			instruction if ther	e is an empty
		ation station even t			i instruction in the	e is an empty
		register status indic			means the operar	id is available in
		ter File.		<b>,</b>		
		ynamic scheduled pi	peline instructions	are issued in orde	er, executed out of	order, completed
		f order, and commit			•	•
	a) I only	b) I&II only		V only d)	III & IV only	
ix		the speedup for a 4-	segment linear pipe	line when no. of	instructions n= 64?	?
	a) 4.5	b) 3.82	c) 8.16	d) 2.90		None
X	Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 10 ns. Then the					
		ck frequency of pipe				
	a) 100 ns	b) 90 ns	c) 190 ns	d) 30 n	S	(408/4 40)
						[10X1 = 10]



### डॉ.श्यामाप्रसादमुखर्जी अंतरराष्ट्रीयसूचनाप्रौद्योगिकीसंस्थान

## Dr.Shyama Prasad Mukherjee International Institute of Information Technology, Naya Raipur

(a Joint Initiative of NTPC & Govt. of Chhattisgarh)

Email: iiitnr@iiitnr.ac.in, Tel: (0771) 2474040, Web: www.iiitnr.ac.in Est.201

### Question 2: Attempt all questions in brief.

- i What is the difference between Computer Organization and Computer Architecture?
- **What** are the different approaches taken by pipeline processors to handle branch instructions? Briefly illustrate any two approaches.
- What do you mean by cache coherence problem? Describe one method to remove this problem and its limitations.
- iv What is Instruction Level Parallelism?
- v What is loop unrolling? What are the advantages of loop unrolling?

[5X3 = 15]

### Question 3:

- a) What is dynamic scheduling. List the advantages of dynamic scheduling.
- b) Briefly explain how to overcome data hazards with dynamic scheduling using Tomasulo's approach.

[3+7]

**Question 4:** A program has 2000 instructions in the sequence L.D, ADD.D, L.D, ADD.D,..... L.D, ADD.D. The ADD.D instruction depends on the L.D instruction right before it. The L.D instruction depends on the ADD.D instruction right before it. If the program is executed on the 5-stage pipeline what would be the actual CPI with and without operand forwarding technique?

[5]

### Question 5:

- •a) A computer has 512kB cache memory and 2 MB main memory. If the block size is 64 byte then find subfields for all three types of cache mapping techniques.
- A cache memory that has a hit rate of 0.8 has an access latency of 10 ns and miss penalty 100 ns. Optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. What is the minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time?

[4+6]