

Elevator Controller Verilog Code:

```

1 'timescale 1ns/1ns
2
3 // Module to control elevator movement, direction, and door operations based on
  requests
4 module elevator_controller(
5     input wire clk, // Clock signal for synchronization
6     input wire rst, // Reset signal to initialize or reset the system
7     input wire [3:0] f_req, // Floor requests coming from external inputs
8     input wire [3:0] c_req, // Cabin requests made from inside the elevator
9     output reg [3:0] request, // Combined request signal for tracking all floor
    and cabin requests
10    output reg [1:0] current_floor, // Current floor where the elevator is
    located
11    output reg direction, // Direction of the elevator movement (1: up, 0: down)
12    output reg door_open // Door state (1: open, 0: closed)
13 );
14
15 // State encoding for idle, movement, and door operations
16 // Local parameters defining the states of the elevator
17 // IDLE states represent when the elevator is stationary at each floor
18 // MOVE_UP and MOVE_DOWN states represent the elevator's movement
19 // OPEN_DOOR states represent door operations for respective floors
20 localparam [3:0] IDLE_0 = 4'b0000,
21                  IDLE_1 = 4'b0001,
22                  IDLE_2 = 4'b0010,
23                  IDLE_3 = 4'b0011,
24                  MOVE_UP = 4'b0100,
25                  MOVE_DOWN = 4'b0101,
26                  OPEN_DOOR_0 = 4'b0110,
27                  OPEN_DOOR_1 = 4'b0111,
28                  OPEN_DOOR_2 = 4'b1000,
29                  OPEN_DOOR_3 = 4'b1001;
30
31 reg [3:0] state, next_state;
32 reg [3:0] next_request;
33
34 // Handles reset and state transitions on clock edges
35 always @(posedge clk or posedge rst) begin
36     if (rst) begin
37         state <= IDLE_0;
38         request <= 4'b0000;
39         current_floor <= 2'b00;
40         direction <= 1'b1;
41         door_open <= 1'b0;
42     end else begin
43         state <= next_state;
44         request <= next_request;
45     end
46 end
47
48 // Updates elevator's current floor, door state, and direction based on state
49 always @(posedge clk) begin
50     if (!rst) begin
51         case (state)
52             MOVE_UP: begin
53                 current_floor <= current_floor + 2'b01;
54                 door_open <= 1'b0;
55                 direction <= 1'b1;
56             end
57             MOVE_DOWN: begin
58                 current_floor <= current_floor - 2'b01;
59                 door_open <= 1'b0;
60                 direction <= 1'b0;
61             end
62             IDLE_0, IDLE_1, IDLE_2, IDLE_3: door_open <= 1'b0;
63             default: ;
64         endcase
65     end
66 end
67
68 // Combines floor and call requests into a single signal
69 wire [3:0] new_requests = f_req | c_req;
70
71 // Determines the next request and clears it when doors open at the requested
  floor
72 always @(*) begin
73     next_request = request | new_requests;
74     case (state)
75         OPEN_DOOR_0: next_request = request & ~(4'b0001);
76         OPEN_DOOR_1: next_request = request & ~(4'b0010);
77         OPEN_DOOR_2: next_request = request & ~(4'b0100);
78         OPEN_DOOR_3: next_request = request & ~(4'b1000);
79         default: next_request = request | new_requests;
80     endcase
81 end
82
83 // Checks if there are any pending requests
84 wire any_requests = |request;
85
86 // Checks if there are any requests above the current floor
87 wire up_req_exists = ((request[1] && (current_floor < 2'b01)) ||
88                      (request[2] && (current_floor < 2'b10)) ||
89                      (request[3] && (current_floor < 2'b11)));
90
91 // Checks if there are any requests below the current floor
92 wire down_req_exists = ((request[2] && (current_floor > 2'b10)) ||
93                       (request[1] && (current_floor > 2'b01)) ||
94                       (request[0] && (current_floor > 2'b00)));
95
96 // State transition logic based on current requests and elevator status
97 always @(*) begin
98     next_state = state;
99     case (state)
100         IDLE_0: begin
101             if (!any_requests) next_state = IDLE_0;
102             else if (request[0]) next_state = OPEN_DOOR_0;
103             else if (direction && up_req_exists) next_state = MOVE_UP;
104             else if (!direction && down_req_exists) next_state = MOVE_DOWN;
105             else if (direction && !up_req_exists && down_req_exists) next_state =
                MOVE_DOWN;
106             else if (!direction && !down_req_exists && up_req_exists) next_state =
                MOVE_UP;
107         end
108         IDLE_1: begin
109             if (!any_requests) next_state = IDLE_1;
110             else if (request[1]) next_state = OPEN_DOOR_1;
111             else if (direction && up_req_exists) next_state = MOVE_UP;
112             else if (!direction && down_req_exists) next_state = MOVE_DOWN;
113             else if (direction && !up_req_exists && down_req_exists) next_state =
                MOVE_DOWN;
114             else if (!direction && !down_req_exists && up_req_exists) next_state =
                MOVE_UP;
115         end
116         IDLE_2: begin
117             if (!any_requests) next_state = IDLE_2;
118             else if (request[2]) next_state = OPEN_DOOR_2;
119             else if (direction && up_req_exists) next_state = MOVE_UP;
120             else if (!direction && down_req_exists) next_state = MOVE_DOWN;
121             else if (direction && !up_req_exists && down_req_exists) next_state =
                MOVE_DOWN;
122             else if (!direction && !down_req_exists && up_req_exists) next_state =
                MOVE_UP;
123         end
124         IDLE_3: begin
125             if (!any_requests) next_state = IDLE_3;
126             else if (request[3]) next_state = OPEN_DOOR_3;
127             else if (direction && up_req_exists) next_state = MOVE_UP;
128             else if (!direction && down_req_exists) next_state = MOVE_DOWN;
129             else if (direction && !up_req_exists && down_req_exists) next_state =
                MOVE_DOWN;
130             else if (!direction && !down_req_exists && up_req_exists) next_state =
                MOVE_UP;
131         end
132         MOVE_UP: begin
133             case (current_floor + 2'b01)
134                 2'b00: next_state = IDLE_0;
135                 2'b01: next_state = IDLE_1;
136                 2'b10: next_state = IDLE_2;
137                 2'b11: next_state = IDLE_3;
138             endcase
139         end
140         MOVE_DOWN: begin
141             case (current_floor - 2'b01)
142                 2'b00: next_state = IDLE_0;
143                 2'b01: next_state = IDLE_1;
144                 2'b10: next_state = IDLE_2;
145                 2'b11: next_state = IDLE_3;
146             endcase
147         end
148         OPEN_DOOR_0: next_state = IDLE_0;
149         OPEN_DOOR_1: next_state = IDLE_1;
150         OPEN_DOOR_2: next_state = IDLE_2;
151         OPEN_DOOR_3: next_state = IDLE_3;
152         default: next_state = IDLE_0;
153     endcase
154 end
155 endmodule

```

Verilog Testbench Code:

```
1 `timescale 1ns/1ns
2 module testbench;
3     reg clk;
4     reg rst;
5     reg [3:0] f_req;
6     reg [3:0] c_req;
7     wire [3:0] request;
8     wire [1:0] current_floor;
9     wire direction;
10    wire door_open;
11    elevator_controller test_instance (
12        .clk(clk),
13        .rst(rst),
14        .f_req(f_req),
15        .c_req(c_req),
16        .request(request),
17        .current_floor(current_floor),
18        .direction(direction),
19        .door_open(door_open)
20    );
21    initial begin
22        // Generate a continuous clock signal with a 10 ns period
23        clk = 0;
24        forever #5 clk = ~clk;
25    end
26    initial begin
27        $dumpfile("dump.vcd");
28        $dumpvars(0, testbench);
29        // Activate reset and initialize request signals
30        rst = 1;
31        f_req = 4'b0000;
32        c_req = 4'b0000;
33        #20 rst = 0;
34        // Simulate a floor request for the highest floor
35        f_req = 4'b1000;
36        #10 f_req = 4'b0000;
37        #100;
38        c_req = 4'b0010;
39        #10 c_req = 4'b0000;
40        #100;
41        c_req = 4'b0100;
42        #10 c_req = 4'b0000;
43        #100;
44        f_req = 4'b0001;
45        #10 f_req = 4'b0000;
46        #100;
47        // Terminate the simulation after test cases are complete
48        #50 $finish;
49    end
50 endmodule
```

WaveForms Result:

