




CCEE Wizards Simulation Results

PWM output for DC=50% and DC=25% of Period.




Timer Mode interrupt generation and clearing.




main_counter[3]	main_counter[2]	div_counter	divisor_reg[3]	divisor_reg[2]	divided_clk_pulse[3]	divided_clk_pulse[2]
16'h0002	16'h0003	16'h0000	16'h000a	1'h1	16'h0002	1'h1

Read



Optional features (multi-channel is added)
 - multi-clock domains



- error handling: handle issues like DC > period or invalid divisor

