
CCEE Wizards Design Brief

Elaborated Design Brief

```
← | → | Q | X | X | O | □ | + | − | C | 673 Cells 127 I/O Ports 1687 Nets
```



Challenges

1) Down Clocking

We basically implemented a per-channel clock divided using a counter that feeds to the main counter of each channel.

```
always @(posedge actual_clk[i] or posedge i_rst) begin
if(i_rst) begin
    div_counter[i] <= 0;</pre>
    divided_clk_pulse[i] <= 1'b0;</pre>
    error_div_invalid[i] <= 1'b0;
end else begin
    error_div_invalid[i] <= 1'b0; // Reset error flag</pre>
    if(divisor_reg[i] <= 1) begin</pre>
         div_counter[i] <= 0;</pre>
         divided_clk_pulse[i] <= 1'b1;</pre>
         if(divisor_reg[i] == 0) begin
             error_div_invalid[i] <= 1'b1;
         end
         if(div_counter[i] < (divisor_reg[i] - 1)) begin</pre>
             div_counter[i] <= div_counter[i] + 1;</pre>
             divided_clk_pulse[i] <= 1'b0;</pre>
         end else begin
             div_counter[i] <= 0;</pre>
             divided clk pulse[i] <= 1'b1;</pre>
```

2) Multi-channel

Main counters represent the different counters for the 4 channels as shown all have different periods due to different value of divisor for each one which confirms unique period for each one and the output o_pwm is different channel output on timer and pwm_mode which confirms their functionality.

3) Multi-Clock Domain (switch between 2 clocks for each channel) We implemented a glitch free clock mux with 1-bit synchronizer.




Figure 4: Glitch free clock mux