



# Software-Defined Radio for FPGA using High Level Synthesis

Master Thesis

Infineon IPCEI program

**Tarik Hamedović** (Master Student of Faculty of Electrical Engineering  
Sarajevo)

June 2024





# Table of Contents

1 Overview

- ▶ Overview
- ▶ Software-Defined Radio
- ▶ High Level Synthesis
- ▶ Simulation
- ▶ Digital Signal Processing Modules
- ▶ Conclusion



# Introduction

## 1 Overview

- The Master's Thesis delves into the development of a Software-Defined Radio (SDR) receiver, which is conceptualized to operate on an Field Programmable Gate Array(FPGA) platform utilizing High-Level Synthesis (HLS).
- This approach is inspired by a notable project conducted on a Lattice MACHXO2 Board, which demonstrated the feasibility of receiving AM broadcasts with minimal analog components.
- The project underscores the shift towards digital processing within the FPGA, highlighting the importance of a robust understanding of Digital Signal Processing (DSP) for successful implementation.
- HLS comes into play as an advantageous methodology for DSP applications, especially in algorithm-based designs, due to its efficiency in prototyping and testing compared to traditional Verilog-based development.



# Goal

## 1 Overview

- Create a comprehensive project, encompassing both theoretical foundations and clear, well-documented code.
- Ensure the design is implemented using High-Level Synthesis (HLS) tools that are widely available and compatible with any FPGA board.
- Demonstrate the differences between Hardware Description Language (HDL) and HLS designs, highlighting their outputs, benefits, and drawbacks



# 1-bit SDR Project

## 1 Overview

- Input RF signal through a voltage divider to the comparator operational amplifier using LVDS
- Forms SD Modulator with the integrator with minimum analog components
- 1-bit data stream directed into the Mixer that does BPSK
- Combines data with quadrature signals (sine and cosine waves).
- Sine/cosine waves synthesized by NCO.
- Dynamic frequency adjustment via UART connection.
- CIC filter used for decimation




Figure 1: SDR Block Diagram





# Table of Contents

## 2 Software-Defined Radio

- Overview
- Software-Defined Radio
- High Level Synthesis
- Simulation
- Digital Signal Processing Modules
- Conclusion



# Introduction

## 2 Software-Defined Radio


- **Origins:**
  - Developed in the 1970s-1980s by US research groups.
  - Term "Software Radio" coined by Joe Mitola in 1991.
- **SDR System:**
  - Converts analog signals to digital format, processes it and transmits as electromagnetic waves
- **Key Functions:**
  - Compression, power control, channel estimation, equalization, error correction. adaptive antennas and protocols.
- **FPGA Usage:**
  - High performance, low power consumption, Versatility for implementing functions.
- **Flexibility:**
  - Supports various air interfaces.
  - Adapts signal processing quickly.
  - Dynamic tool for modern telecommunications.





# SDR Components

## 2 Software-Defined Radio



**Figure 4:** An illustration describing some of the important components that constitute a modern digital communications system.



# Basic Radio Architecture

## 2 Software-Defined Radio

- **Transmission Process:**

- Baseband processing prepares data for transmission.
- Modulation shifts signal to the designated frequency band.
- Amplification and transmission via antenna.
- Channel can be wireless or wired

- **Reception Process:**

- Signal absorbed by receiving antenna.
- Amplified, demodulated (mixed), and baseband processed.

- **SDR Architectures:**

- No singular definitive architecture.
- Multiple devices and combinations for SDR systems.
- Prevalent types: Superheterodyne and Zero-IF receivers.




Figure 2.2: Basic Radio Architecture

Figure 5: Basic Radio Architecture



# Superheterodyne Receiver Architecture

## 2 Software-Defined Radio




Figure 6: One Stage Superheterodyne Receiver Architecture




Figure 7: Two Stage Superheterodyne Receiver Architecture



# Direct-RF Receiver Architecture

## 2 Software-Defined Radio

- The signal's conversion to baseband is achieved through a singular frequency mixing stage, where the local oscillator is precisely tuned to the signal's frequency band.
- Translates the received signal directly to baseband, processing it in both I and Q signals
- Reduces the need for complex and expensive RF/IF filtering, as all necessary filtering is performed at the baseband level.
- Filters are simpler, more cost-effective, and easier to design




Figure 8: Direct-RF Receiver Architecture



# Table of Contents

## 3 High Level Synthesis

- ▶ Overview
- ▶ Software-Defined Radio
- ▶ **High Level Synthesis**
- ▶ Simulation
- ▶ Digital Signal Processing Modules
- ▶ Conclusion



# FPGA and HLS overview

## 3 High Level Synthesis

- **FPGAs**

- Versatile integrated circuits reconfigurable after manufacturing.
- Advantage over fixed-architecture processors (CPUs, GPUs).
- Suitable for ASIC prototyping, hardware acceleration, and more.
- Evolution: increased complexity, multi-die devices, system-level interconnects.
- Investment from academia and industry.
- Challenges: complex design process, reliance on HDLs (Verilog, VHDL).

- **High-Level Synthesis (HLS):**


- Simplifies FPGA design through higher abstraction software programs.
- Automates translation to Register Transfer Level (RTL) designs.
- Optimizes interface and memory elements.
- Reduces time-to-market.
- Balances flexibility of general-purpose processors and efficiency of ASICs.



# History

## 3 High Level Synthesis

- **History:**
  - Conceptual beginnings in the 1970s and 1980s.
  - Practical industrial applications recognized at the turn of the century.
- **Quality of Results (QoR):**
  - Significant improvements with each generation.
  - Studies show varying outcomes, debate on closing the QoR gap.
- **Research and Evolution:**
  - Documented progress from early concepts to sophisticated C/C++ based tools.
  - Speculation on future HLS development.
- **Timeline of HLS and ACS Tools:**
  - Visual representation of milestones and key developments in Figure below
  - Focus on tools based on C/C++ languages.





# Survey Analysis

## 3 High Level Synthesis

- Surveys reflect the evolving landscape of HLS technology, with tools undergoing significant changes, replacements, or improvements over time, highlighting the importance of staying updated with the latest advancements.
- HLS tools like AutoESL's AutoPilot and Xilinx's system-level platforms bridge the gap between high-level language specifications and FPGA implementations, supporting various programming models and integrating FPGA-specific optimizations.
- Evaluation of HLS tools based on execution time, resource utilization, and optimization possibilities, emphasizing the significance of operation chaining, bitwidth analysis, memory space allocation, loop optimizations, and if-conversion.
- HLS tools generally produce lower Quality of Results (QoR) compared to manual RTL designs but significantly shorten development time, offering more than fourfold productivity improvements, particularly in large-scale projects.





# Survey Analysis

## 3 High Level Synthesis

- Success of HLS in application areas like deep learning, video transcoding, graph processing, and genome sequencing, demonstrating its practical deployment and impact on modern computing challenges.
- Ongoing challenges include enhancing simulation, verification, domain-specific integrations, and addressing complex pragmas for high performance, with future research focusing on refining HLS effectiveness and efficiency.
- Emerging trend of using Python in HLS and hardware-software co-design, leveraging its rich ecosystem and powerful libraries for scientific computation and AI, with approaches like direct execution of Python bytecode and developing a Python to HDL transpiler.
- HLS Tools: Xilinx HLS, Mathworks HDL Coder, Siemens Catapult, Amaranth HDL, LiteX, MyHDL, PipelineC...



# HLS Design Flow

## 3 High Level Synthesis




Figure 10: HLS Design Flow



- Amaranth (formerly known as nMigen) is a Python-based hardware description language (HDL) designed to facilitate the design of digital hardware, particularly for FPGA and ASIC development. It provides a modern and flexible approach to hardware design, leveraging the power and readability of Python. Here's a detailed explanation of Amaranth HLS:
- Supports multiple FPGA platforms and can be extended to support new platforms.
- Offers built-in simulation tools for verifying designs before synthesis.
- Designs in Amaranth are highly modular and composable, promoting reusable and maintainable code.



# Example Code

## 3 High Level Synthesis

```
1 class Blinky(Elaboratable):
2
3     def __init__(self, num_leds=8, clock_divider=21):
4         self.num_leds = num_leds
5         self.clock_divider = clock_divider
6         self.leds = Signal(num_leds)
7
8     def elaborate(self, platform):
9         # Create a new Amaranth module
10        m = Module()
11
12        # This is a local signal, which will not be accessible from outside.
13        count = Signal(self.clock_divider)
14
15        # If the platform is not defined then it is simulation
16        if platform is not None:
17            leds = [platform.request("led", i) for i in range(self.num_leds)]
18            m.d.comb += [led.o.eq(self.leds[i]) for i, led in enumerate(leds)]
19
20        # In the sync domain all logic is clocked at the positive edge of
21        # the implicit clk signal.
22        m.d.sync += count.eq(count + 1)
23        with m.If(count == (2**self.clock_divider - 1)):
24            m.d.sync += [
25                self.leds.eq(~self.leds),
26                count.eq(0)
27            ]
28
29        return m
```



# Simulation Code

## 3 High Level Synthesis

```
1 def testbench():
2     for _ in range(runtime):
3         yield Tick()
4
5 # Instantiate the Blinky module
6 dut = Blinky(num_leds, clock_divider)
7
8 # Create a simulator
9 sim = Simulator(dut)
10 sim.add_clock(1e-6 / clock_frequency)
11 sim.add_process(testbench)
12 with sim.write_vcd(f"{top_name}.vcd", f"{top_name}.gtkw", traces=[dut.leds]):
13     sim.run()
14
15 # Open GTKWave with the generated VCD file if --gtkwave is set
16 if args.gtkwave:
17     subprocess.run(["gtkwave", f"{top_name}.vcd"])
```




Figure 11: Simulation Output



# Verilog Code Example

## 3 High Level Synthesis

```
1  /* Generated by Yosys 0.42+10 (git sha1 ef9045882, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os) */
2
3  (* top = 1 *)
4  (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:24" *)
5  (* generator = "Amaranth" *)
6  module top(rst, leds, clk);
7      reg \${auto$verilog_backend.cc:2352:dump_module$1} = 0;
8      wire [21:0] \ $1 ;
9      wire \ $2 ;
10     wire [7:0] \ $3 ;
11     reg [20:0] \ $4 ;
12     reg [7:0] \ $5 ;
13     (* src = "/home/user/FPGA/amaranth/amaranth/hdl/_ir.py:283" *)
14     input clk;
15     wire clk;
16     (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:27" *)
17     reg [20:0] count = 21'h000000;
18     (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:20" *)
19     output [7:0] leds;
20     reg [7:0] leds = 8'h00;
21     (* src = "/home/user/FPGA/amaranth/amaranth/hdl/_ir.py:283" *)
22     input rst;
23     wire rst;
24     (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:27" *)
25     always @(posedge clk)
26         count <= \ $4 ;
27     (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:20" *)
```



# Verilog Code Example

## 3 High Level Synthesis

```
1  always @(posedge clk)
2      leds <= \$5 ;
3  assign \$1 = count + (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:36"
4      *) 1'h1;
5  assign \$2 = count == (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:37"
6      *) 21'hffffff;
7  assign \$3 = ~ (* src = "/home/user/SDR-HLS/HLSImplementation/Examples/1.Blinky/Blinky.py:39" *) leds
8      ;
9  always @* begin
10     if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
11     \$5 = leds;
12     if (\$2 ) begin
13         \$5 = \$3 ;
14     end
15     if (rst) begin
16         \$5 = 8'h00;
17     end
18 end
19 always @* begin
20     if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
21     \$4 = \$1 [20:0];
22     if (\$2 ) begin
23         \$4 = 21'h000000;
24     end
25     if (rst) begin
26         \$4 = 21'h000000;
27     end
28 end
29 endmodule
```



# Table of Contents

## 4 Simulation

- ▶ Overview
- ▶ Software-Defined Radio
- ▶ High Level Synthesis
- ▶ **Simulation**
- ▶ Digital Signal Processing Modules
- ▶ Conclusion





**CocoTB** (*Coroutine-based Co-simulation TestBench*) is a framework for verifying digital designs. It leverages Python as the primary language to create testbenches, allowing for a highly flexible and powerful verification environment.



# cocoTB

## 4 Simulation




Figure 12: cocoTB Working principle



# Table of Contents

5 Digital Signal Processing Modules

- ▶ Overview
- ▶ Software-Defined Radio
- ▶ High Level Synthesis
- ▶ Simulation
- ▶ **Digital Signal Processing Modules**
- ▶ Conclusion



# Sigma-Delta Analog to Digital Converters

## 5 Digital Signal Processing Modules

- Class of high-precision and high-resolution conversion technologies
- Method that integrates oversampling, noise shaping, and digital filtering
- Predominantly digital implementation
- To gain one additional bit (increase the SNR by 6 dB), oversampling by a factor-of-4 is necessary,




Figure 13: Sigma-Delta ADC



# Sigma-Delta Analog to Digital Converters

## 5 Digital Signal Processing Modules




Figure 14: Quantization Noise




Figure 15: Noise Shaping



# Sigma-Delta Analog to Digital Converters

## 5 Digital Signal Processing Modules




Figure 16: Sigma Delta ADCs on FPGA



# Sigma-Delta Analog to Digital Converters

## 5 Digital Signal Processing Modules




Figure 17: Sigma Delta ADC Input and Output



# Cascaded Integrator-Comb Filters

## 5 Digital Signal Processing Modules

- Computationally-efficient implementation of narrowband lowpass filters
- Does not use any multipliers
- CIC filters are well-suited for anti-aliasing filtering prior to decimation (sample rate reduction) and for anti-imaging filtering for interpolated signals (sample rate increase)





# Cascaded Integrator-Comb Filters

## 5 Digital Signal Processing Modules

- Two adjustable parameters: the quantity of samples averaged together and the count of filters linked in series.
- The standard MA must perform  $D-1$  additions per output sample. The RRS filter has the performs one addition and one subtraction per output sample, regardless of the delay length  $D$ .

$$H(z) = \frac{1}{D} \sum_{n=0}^{D-1} z^{-n} = \frac{1}{D} \cdot \frac{1 - z^{-D}}{1 - z^{-1}} \quad (1)$$




Figure 18: D-point Moving Average filter




Figure 19: D-point Recursive Running Sum filter



# Cascaded Integrator-Comb Filters

## 5 Digital Signal Processing Modules

- Integrator Section

$$y[n] = y[n-1] + x[n] \quad (2)$$

$$H_I(z) = \frac{1}{1 - z^{-1}} \quad (3)$$

- Comb Section

$$y[n] = x[n] - x[n-D] \quad (4)$$

$$H_C(z) = 1 - z^{-D} \quad (5)$$




Figure 20: 1st order CIC Filter

- CIC Filter

$$y(n) = x(n) - x(n-D) + y(n-1) \quad (6)$$

$$H_{CIC}(z) = \frac{Y(z)}{X(z)} = \frac{1 - z^{-D}}{1 - z^{-1}} \quad (7)$$



# Cascaded Integrator-Comb Filters

## 5 Digital Signal Processing Modules




Figure 21: Plot of Frequency Response of CIC filter for different Lengths and Orders




Figure 22: Plot of Frequency Response of CIC filter for different Lengths and Order with Log Y Axis



# Cascaded Integrator-Comb Filters

## 5 Digital Signal Processing Modules


- *When used as part of a decimator, a moving average filter that started out as a design with  $(n-1)$  delay stages and  $(n-1)$  adders running at the incoming sample rate, has been reduced to 2 delay stages, 1 adder, and 1 subtractor, and half of the logic is running at a much slower rate.*



# Numerically Controlled Oscillator

## 5 Digital Signal Processing Modules

- Digital circuits generating precise and stable frequencies
- The most prevalent techniques include the use of the Coordinate Rotation Digital Computer (CORDIC) algorithm and Sine-Lookup Tables



**Figure 23:** Numerically Controlled Oscillator Diagram



# Numerically Controlled Oscillator

## 5 Digital Signal Processing Modules

$$x[n] = \sin(2\pi n \frac{f}{f_s}) \quad (8)$$

$$x[n] = \sin(2 \pi \phi[n]) \quad (9)$$

$$\phi[n] = \frac{f}{f_s} n \quad (10)$$

$$\phi[n] = \phi[n-1] + \frac{f}{f_s} \quad (11)$$

The variable  $\phi[n]$  symbolizes the cumulative rotations made around the unit circle, ranging from 0 to  $2\pi$ . Within this representation, the integer component specifies the total number of complete rotations undertaken, and the fractional part shows the current position of the signal as a proportion of a full circle.



# Numerically Controlled Oscillator

## 5 Digital Signal Processing Modules





Figure 24: Output signal of NCO with its phase accumulator







# Pulse Width Modulated Digital to Analog Conversion

## 5 Digital Signal Processing Modules




Figure 26: DAC Output for 1st order RC filter where  $R = 318 \Omega$ ,  $C = 10\text{nF}$




Figure 27: FFT of PWM signal




Figure 28: FFT of DAC signal



# Pulse Width Modulated Digital to Analog Conversion

## 5 Digital Signal Processing Modules




Figure 29: DAC Output for 1st order RC filter where  $R = 15924 \Omega$ ,  $C = 10\text{nF}$




Figure 30: FFT of PWM signal




Figure 31: FFT of DAC signal



# Table of Contents

6 Conclusion

- ▶ Overview
- ▶ Software-Defined Radio
- ▶ High Level Synthesis
- ▶ Simulation
- ▶ Digital Signal Processing Modules
- ▶ Conclusion



# Current Progress and Next Steps

## 6 Conclusion

- **Thesis Status:** The thesis is still in progress, but the foundational building blocks are established.
- **Verilog Design Testing:**
  - Conduct thorough tests on the Verilog components of the design.
  - Ensure flawless operation by debugging and documenting each DSP block in detail.
- **HLS Design Testing:**
  - Perform equivalent tests on the HLS components of the design.
  - Document the outputs, benefits, and drawbacks of the HLS approach.



# Software-Defined Radio for FPGA using High Level Synthesis

*Thank you*