




Group 6

# Cache Design





# System design



Block diagram

# System design



Instruction cache organization




Data cache organization


# Cache Protocol

## Data cache protocol

1. n =0or n=1,Data Read or Data Write but only for first write
2. n =3or n=8,Evict command from L2 or Reset
3. n =0, Data Read
4. n =1, Data Write
5. n =0 or n=1, Data Read or Write
6. n =3or n=8,Evict command from L2 or Rese




# Cache Protocol




1. n = 2, Read Instruction fetch
2. n = 8, Reset
3. n = 2, Read Instruction fetch
4. n = 8, Rese

Instruction cache protocol



# Function Decomposition



# Pseudo\_code

```
void L2COM(int set_index, int line_index, int type) {
    // Handles communication with L2 cache
    Open ComFile in append mode
    If ComFile is unavailable, print error and return
    If valid mode and type:
        Write appropriate L2 communication message based on type
    Close ComFile
}

void UpdateState_DataCache(int set, int way, int event) {
    // Updates the state of a cache line in the data cache
    Switch current state:
        Case 'M':
            Handle transitions for RESET or L2_EVICT change to Invalid state
            else Read or Write remain the same state of Modified line
        Case 'V':
            Handle transitions for RESET, WRITE, or L2_EVICT
            Reset --> Invalid state
            L1_WRITE_DATA --> Modified
            L2_EVICT --> Invalid
            else Valid
        Default:
            Handle transitions for READ or WRITE
            L1_READ_DATA or L1_WRITE_DATA --> Valid
            else evict from L2 or RESET --> Invalid
}

void UpdateState_InsCache(int set, int way, int event) {
    // Updates the state of a cache line in the instruction cache
    Switch current state:
        Case 'V':
            Handle transitions for RESET or L2_EVICT change state to Invalid
            L1_READ_INST --> Valid
        Default:
            Handle transitions for RESET or FETCH
            L1_READ_INST --> Valid
            RESET or L2_EVICT --> Invalid
}

}
}

void DataUpdateLRU(int set, int way) {
    // Updates LRU for data cache
    Adjust LRU values for all lines in the set
    Mark the current line as Most Recently Used (MRU)
}

void DataEvict(int set_index, int evict_tag) {
    // Evicts a line from the data cache
    For each line in the set:
        If line matches evict_tag:
            Handle eviction based on its current state
            Break
}

void DataHit(int set_index, int line_index, int event) {
    // Handles data cache hit
    Print type of hit (read or write)
    Update cache state, LRU, and hit statistics
}

void DataMiss(int set_index, int line_index, int new_tag, int event) {
    // Handles data cache miss
    Print type of miss
    Evict LRU line if required
    Fetch new data and update cache state, address, and LRU
    Update miss statistics
}
```

# Pseudo\_code

```
void DataReadWrite(int set_index, int req_tag, int event) {
    // Handles read/write operation for data cache
    Search for tag in the set:
        If found, call DataHit
        If not, call DataMiss with appropriate line
}

void DataClear() {
    // Clears all data cache entries
    For each set and line:
        Reset state and LRU values to default
}

void PrintDataCache() {
    // Prints all valid data cache entries
    For each set and line:
        If line is valid, print details
}

void InsEvict(int set_index, int evict_tag) {
    // Evicts a line from the instruction cache
    For each line in the set:
        If line matches evict_tag:
            Handle eviction and update state
}

void InsHit(int set_index, int line_index, int event) {
    // Handles instruction cache hit
    Print "Instruction cache: Read Hit"
    Update cache state and LRU
    Increment hit statistics
}


void InsMiss(int set_index, int line_index, int new_tag, int event) {
    // Handles instruction cache miss
    Print "Instruction cache: Read Miss"
    Update cache state, address, and LRU
    Increment miss statistics
}
```

```
void InsRead(int set_index, int req_tag, int event) {
    // Handles read operation for instruction cache
    Search for tag in the set:
        If found, call InsHit
        If not, call InsMiss with appropriate line
}

void InsClear() {
    // Clears all instruction cache entries
    For each set and line:
        Reset state and LRU values to default
}

void PrintInsCache() {
    // Prints all valid instruction cache entries
    For each set and line:
        If line is valid, print details
}
```

# Test for hit rate



Test case		Read data L1			
	Action	Hit	Miss	Hit ratio	Result
0	10019d94		x		PASS
0	10019d88	x			PASS
0	20019d88		x		PASS
0	10019d94	x			PASS
0	10019d94	x			PASS
0	40019d94		x		PASS
0	10019d94	x			PASS
0	30019d94		x		PASS
0	70019d94		x		PASS
9	0	4	5	44.44%	PASS
0	40019d94	x			PASS
0	40019d94	x			PASS
3	10019d94				PASS
0	40019d94	x			PASS
0	10019d94		x		PASS
0	10019d94	x			PASS
9	0	8	6	57.14 %	PASS

# Evict line

The screenshot shows a terminal window with two tabs: "data.txt" and "store\_history.txt".

**data.txt:**

```
trace > data_evict.exe
1 0x003C2400
2 10x800C2410
3 10x003C2400
4 0x003C240E
5 0x888C242F
6 10x800C2410
7 0xEDAC240B
8 30x888C242F
9 0x888C242F
10 0x666C243E
11 30x003C2400
12 0x003C2400
13 90
```

**store\_history.txt:**

```
1
2 Read from L2 <0x3C2400>
3 Read for Ownership from L2 <0x800C2410>
4 Do nothing
5 Do nothing
6 Read from L2 <0x888C242F>
7 Do nothing
8 Read from L2 <0xEDAC240B>
9 Read from L2 <0x888C242F>
10 Read from L2 <0x666C243E>
11 Write to L2 <0x3C240E>
12 Read from L2 <0x3C2400>
13 Write to L2 <0x800C2410>

=====
DATA CACHE
=====
SET 12432
19 WAY: 0 | VALID: 1 | DIRTY: 0 | TAG: 0666 | LRU: 2 | ADDRESS: 0x666C243E
20 WAY: 1 | VALID: 1 | DIRTY: 0 | TAG: 0003 | LRU: 3 | ADDRESS: 0x3C2400
21 WAY: 2 | VALID: 1 | DIRTY: 0 | TAG: 0888 | LRU: 1 | ADDRESS: 0x888C242F
22 WAY: 3 | VALID: 1 | DIRTY: 0 | TAG: 0EDA | LRU: 0 | ADDRESS: 0xEDAC240B

=====
INSTRUCTION CACHE
=====
```

**TERMINAL:**

```
DATA CACHE
-----
SET 12432
WAY: 0 | VALID: 1 | DIRTY: 0 | TAG: 0666 | LRU: 2 | ADDRESS: 0x666C243E
WAY: 1 | VALID: 1 | DIRTY: 0 | TAG: 0003 | LRU: 3 | ADDRESS: 0x3C2400
WAY: 2 | VALID: 1 | DIRTY: 0 | TAG: 0888 | LRU: 1 | ADDRESS: 0x888C242F
WAY: 3 | VALID: 1 | DIRTY: 0 | TAG: 0EDA | LRU: 0 | ADDRESS: 0xEDAC240B

-----
INSTRUCTION CACHE
-----
L2 COMMUNICATION:
----- Instruction Statistics -----
Number of cache reads: 0
Number of cache writes: 0
Number of cache hits: 0
Number of cache misses: 0
Hit ratio percentage: 0.00 %

----- Data Statistics -----
Number of cache reads: 7
Number of cache writes: 3
Number of cache hits: 3
Number of cache misses: 7
Hit ratio percentage: 30.00 %
sh: 1: pause: not found
```

# Write behavior

```
store_history.txt
1 Read from L2 <0x3C2400>
2 Read for Ownership from L2 <0x800C2410>
3 Read for Ownership from L2 <0x903C2400>
4 Do nothing
5 Read from L2 <0x888C242F>
6 Do nothing
7 Read from L2 <0xEDAC240B>
8 Read from L2 <0xAAC240B>
9 Read for Ownership from L2 <0x3C2410>
10 Read for Ownership from L2 <0x903C2410>
11 Write to L2 <0x800C2410>
12 Read for Ownership from L2 <0x800C2410>
13 Do nothing
14 Read for Ownership from L2 <0x600C2410>
15 Read for Ownership from L2 <0x703C2400>
16 Read from L2 <0x888C242F>
17 Read from L2 <0x666C243E>
18 Write to L2 <0x903C2400>
19 Read from L2 <0x3C2400>
20
21
22 =====
23 DATA CACHE
24 =====
25 SET 12432
26 WAY: 0 | VALID: 1 | DIRTY: 0 | TAG: 0003 | LRU: 3 | ADDRESS: 0x3C2400
27 WAY: 1 | VALID: 1 | DIRTY: 0 | TAG: 0666 | LRU: 2 | ADDRESS: 0x666C243E
PROBLEMS OUTPUT PORTS SPELL CHECKER DEBUG CONSOLE TERMINAL
Data cache: Write Miss but Write Through because first write (unoccupied)
0x800C240E
Data cache: Read Hit
0x888C242F
Data cache: Read Miss (unoccupied)
1 0x888C2408
Data cache: Write Hit
0xEDAC240B
Data cache: Read Miss (conflict)
Evict way 2
0xAAC240B
Data cache: Read Miss (conflict)
Evict way 0
1 0x800C2408
Data cache: Write Miss but Write Through because first write (conflict)
Evict way 3
1 0x800C2408
Data cache: Write Miss but Write Through because first write (conflict)
Evict dirty data of way 1
1 0x800C2408
Data cache: Write Miss but Write Through because first write (conflict)
Evict way 2
1 0x903C2400
Data cache: Write Hit
1 0x800C2408
Data cache: Write Miss but Write Through because first write (conflict)
Evict way 0
1 0x703C2400
Data cache: Write Miss but Write Through because first write (conflict)
Evict way 3
0x888C242F
Data cache: Read Miss (conflict)
Evict way 2
trace > data_write_through.txt
1 0x003C2400
2 1 0x800C2410
3 1 0x903C2400
4 0 0x003C240E
5 0 0x888C242F
6 1 0x800C2410
7 0 0xEDAC240B
8 0 0xAAC240B
9 1 0x003C2410
10 1 0x903C2410
11 1 0x800C2410
12 1 0x903C2400
13 1 0x600C2410
14 1 0x703C2400
15 0 0x888C242F
16 0 0x666C243E
17 0 0x003C2400
18 9 0
```

# Thank You For Playing!



See You  
Next  
Time!