

- so that
- (4) Small enough, frequent replacement of data
  - (6) Large enough, so that store more data


## (vii) cache memory mapping

cache memory mapping is a mechanism by which data (Block) of main memory copy into line of cache memory

### Types of mapping

- (a) Direct mapping
- (b) Associative mapping
- (c) Set associative mapping

#### For example



### Assumption

- (i) main memory size = 128 words
- (ii) main memory block size = 4 words
- (iii) cache memory size = 16 words
- (iv) cache memory = main memory = 4 words
- line size      Block size

### Calculation from Assumption

- (i) Total number of Block =  $\frac{128}{4} = 32$  in main memory

## COA unit

### Topic - cache memories

- (i) Small-Sized, Volatile and high Speed memory.
- (ii) Present b/w → Processor and main memory
- (iii) Store - frequently used computer program, frequently used application, frequently used data.

### (iv) cache memory performance

- (a) when Processor requests for data and find the data in cache memory is called cache hit
- (b) when Processor requests for data and not find the data in cache memory is called cache miss
- (c) cache memory performance measured in hit ratio =  $\frac{\text{cache hit}}{\text{cache hit} + \text{cache miss}}$  by running representative program in computer.

### (v) cache size

- (a) Small enough, so that less expensive
- (b) Large enough, so that store more data

### (vi) Block size / line size





|              |  | $w_0 w_1 w_2 w_3$ | $B_0$      |
|--------------|--|-------------------|------------|
| $L_0$        | $\rightarrow B_0/B_4/B_8/B_{12}/B_{16}$    | $w_4 w_5 w_6 w_7$ | $B_1$      |
| $L_1$        | $\rightarrow B_1/B_5/B_9/B_{13}/B_{17}$    | $=$               | $B_2$      |
| $L_2$        | $\rightarrow B_2/B_6/B_{10}/B_{14}/B_{18}$ | $=$               | $=$        |
| $L_3$        | $\rightarrow B_3/B_7/B_{11}/B_{15}/B_{19}$ | $=$               | $=$        |
| cache memory |  | $=$               | $=$        |
|              |  | $=$               | $B_{30} =$ |

For example  $\rightarrow$

main memory

Block number - 0, 10, 7, 31


Ans  $0 \bmod 4 \rightarrow 0 \rightarrow \text{line } 0$

$10 \bmod 4 \rightarrow 2 \rightarrow \text{line } 2$

$7 \bmod 4 \rightarrow 3 \rightarrow \text{line } 3$

$31 \bmod 4 \rightarrow 3 \rightarrow \text{line } 3$

(iii) Physical address for ~~cache~~ cache memory  
By direct mapping :-



(a) Number of Bit in cache memory Physical address = ~~Number~~ Number of Bit in main memory  
Physical address = 7

(b) Number of Bit in line number =  $\log_2(\text{Total number of line}) = \log_2(4) = 2$

(c) Number of Bit in Tag =  $7 - 2 - 2 = 3$


Tag - carries only a part of bits present in Block number.

(iv) ~~No~~ No need of replacement algorithm.



## (c) Set Associative Mapping

- (i) Set Associative mapping is a mechanism by which Block of main memory copy into line of cache memory.
- (ii) ~~Mapping~~ mapping function -  $K \bmod S = i$   
 $K$  - Block number (This Value change,  $B_0, \dots, B_{30}$ )  
 $i$  - cache memory Set number.  
 $S$  -  $\frac{\text{Number of Set}}{\text{Total}}$
- (iii) Set Associative = Direct Mapping + Associative Mapping
- (iv) cache memory line divided into equal number of set
- (v) Need of Replacement algo
- (vi) Number of set =  $\frac{\text{Total number of lines}}{K} = \frac{4}{2} = 2$
- (vii) Physical address for cache memory By Set associative mapping



- (a)  $\rightarrow$  Same as in Associative mapping.
- (b) Number of Bit Block offset =  $\log_2(\text{Block size}) = 2$
- (c) Number of Bit in Set number =  $\log_2(\text{Number of Set}) = \log_2(2) = 1$
- (d) Number of Bit in Tag =  $7 - 2 - 1 = 4$





(iii)

Give Better performance for small number of updation

(ii)

Give Better performance for large number of updation

(iv)

If There is a read miss in cache and write miss in cache memory  
(a) whole Block will move from main to cache memory

(iv)

If There is a read and write miss in cache memory  
(a) whole Block will ~~Block~~ move from main to cache memory

(6)

Then requested word send to processor

(6)

The requested word send to processor

If There is a write miss in cache update the main memory

### (x) Replacement algorithm in cache memory

Replacement algorithm is a algorithm to replace exchange cache line with new memory block.

These algorithm are - FIFO

- LRU

- Random select

- optimal replacement

(i) FIFO - ~~Replace the main~~





## Virtual memory

- (i) memory management capability of an OS
- (ii) working -
  - (a) A portion / file of Hard disk reserved
  - Separate portion - Use in linux
  - Page file or swap file - Use in windows
- (6) Principal -
  - (a) keep currently being use part of program / application in Ram
  - (b) keep not currently being use part of program / application in portion / file.
- (iii) provide illusion of large memory to execute -
  - (a) any number of program / application
  - (b) any size of program / application
- (iv) Temporary memory, used only with RAM.