



Pipelining is a process/technique that helps in implementing a form of instruction level parallelism. In this technique, multiple instructions are overlapped during execution.

The above schematic is an implementation of 6 stage pipelined architecture where data memory is divided into 2 stages DM<sub>1</sub> and DM<sub>2</sub>. Pipelining increases the overall throughput.

(b) Yes, the performance may increase on dividing the data memory into DM<sub>1</sub> and DM<sub>2</sub>, given the circumstance that memory stage is major time defining step.

As we know that once the pipeline is full, one instruction is completed every cycle. Let us assume for our circuit CPI = 1. (for large no of instruction)

∴ Total time for executing a set of instruction

$$= \text{Number of cycles} \times \text{time period}$$

$$= (n+k-1) \times T$$

$$\approx n \times T$$

If the data memory stage is the most time consuming step, then it will determine time period "T" of the circuit. Therefore, by dividing data memory into 2 parts, we can speed up our performance.

(P.T.O)

On dividing,  $DM_1$  only decodes and provide address to memory array where the data is stored while  $DM_2$  reads and outputs the data. Let time required by original data memory be " $t_1$ ",  $DM_1$  be " $t_2$ " and  $DM_2$  be " $(t_1 - t_2) = t_3$ ".

therefore the time required will change from " $t_1$ " to " $\max(t_2, t_1 - t_2)$ ". This can considerably improve the throughput and

For ex:- let us suppose that

$$t_1 = 50 \text{ ns}$$

$$\text{Time for } (DM_1) \cdot t_2 = 15 \text{ ns}$$

$$\text{Time for } (DM_2) (t_1 - t_2) = t_3 = 35 \text{ ns}$$

Suppose Time for all other stage is  $35 \text{ ns}$ , then the new time period will be  $\max(35, 15) = 35 \text{ ns}$ .

$$\therefore \text{Initial execution time} = n \times 50$$

$$\text{after dividing into 2 stages} = n \times 35$$

$$\therefore \underline{35n < 50n}$$

Thus performance increased considerably.

(P.O.T.O.)

Q2

Instruction set:-

- 1) lw  $\text{\$3}, 0(\text{\$7})$
- 2) add  $\text{\$7}, \text{\$3}, \text{\$5}$
- 3) Sub  $\text{\$8}, \text{\$5}, \text{\$3}$

IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB		
	IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB	
		IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB

Hazard will occur since value of  $\text{\$3}$  will be accessed by add and sub before it is updated.

(a) No forwarding

No. of cycles →		C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>	C <sub>10</sub>	C <sub>11</sub>
1.	lw $\text{\$3}, 0(\text{\$7})$	IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB					
2.	add $\text{\$7}, \text{\$3}, \text{\$5}$		IF	ID	ID	ID	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB	
3.	sub $\text{\$8}, \text{\$5}, \text{\$3}$			IF	IF	IF	IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB

No. of cycles required when no forwarding = 11

Instruction "ID" of add operation had to wait until the value of  $\text{\$3}$  gets write back. Similarly "IF" of sub will wait until ID is not free.

(b) With forwarding

No. of cycles		C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>	C <sub>10</sub>	
lw $\text{\$3}, 0(\text{\$7})$		IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB					
add $\text{\$7}, \text{\$3}, \text{\$5}$			IF	ID	ID	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB		
sub $\text{\$8}, \text{\$5}, \text{\$3}$				IF	IF	IF	ID	EX	DM <sub>1</sub>	DM <sub>2</sub>	WB	

No. of clock cycle required = 10

The "ID" stage of add instruction will wait until the value of  $o(\$7)$  is fetched from  $DM_2$  and forwarded to it. Thus add can access value of  $\$3$  one stage before WB, thus it requires ~~4~~ 1 cycle less.

---