

# CS225 Switching Theory

S. Tripathy  
IIT Patna

# Previous Class

**Minimization/ Simplification of Switching Functions**

**K-map (SOP)**

**Quine-McCluskey (Tabular) Minimization**

# This Class

**Quine-McCluskey (Tabular) Minimization**  
**Combinational Circuit logic design**

# Quine-McCluskey Tabulation Procedure

## Step 1: to Obtain the Set of All Prime implicants

Example: with don't care condition

Ex.:  $f_3(v,w,x,y,z) = \sum(13,15,17,18,19,20,21,23,25, 27,29,31) + \sum_{\phi}(1,2,12,24)$

(a)

(b)

(c)

(d)

Index Step 1

1	00001	✓
2	00010	✓
12	01100	✓
17	10001	✓
18	10010	✓
20	10100	✓
24	11000	✓
3	01101	✓
19	10011	✓
21	10101	✓
25	11001	✓
15	01111	✓
23	10111	✓
27	11011	✓
29	11101	✓
31	11111	✓

Step 2

(1,17)	0001	H
(2,18)	0010	G
(12,13)	0110	F
(17,19)	100-	✓
(17,21)	10-01	✓
(17,25)	1-001	✓
(18,19)	1001	E
(20,21)	1010	D
(24,25)	1100	C
(13,15)	011-	✓
(13,27)	-1101	✓
(19,23)	10-11	✓
(19,27)	1-101	✓
(21,23)	101-	✓
(21,29)	1-101	✓
(25,27)	110-	✓
(25,29)	11-01	✓
(15,31)	-1111	✓
(23,31)	1-111	✓
(27,31)	11-11	✓
(29,31)	111-	✓

Step 3

(17,19,21,23)	100-1	✓
(17,19,25,27)	1-0-1	✓
(17,21,25,29)	1--01	✓
(13,15,29,31)	-11-1	B
(19,23,27,31)	1--11	✓
(21,23,29,31)	1-1-1	✓
(25,27,29,31)	11--1	✓

Step 4

(17,19,21,23,25,27,29,31)	A
(17,19,25,27,21,23,29,31)	
(17,21,25,27,19,23,29,31)	
duplicate	

$$P = \{vz, wxz, vwx'y', vw'xy', vw'x'y, v'wxy', w'x'yz', w'x'y'z'\}$$

## Step 2: Find the minimal expression(s)

*Don't-cares: not listed as column headings in the prime implicant chart*

Example:  $f_3(v,w,x,y,z) = \sum(13,15,17,18,19,20,21,23,25,27,29,31) + \sum_{\phi}(1,2,12,24)$

	✓13	✓15	✓17	18	✓19	✓20	✓21	✓23	✓25	✓27	✓29	✓31
✓A = vz		x			x		x	⊗	x	⊗	x	x
✓B = wxz	x	⊗									x	x
C = vwx'y'									x			
✓D = vw'xy'						⊗	x					
E = vw'x'y				x	x							
F = v'wxy'	x											
G = w'x'yz'				x								
H = w'x'y'z			x									

Selection of nonessential prime implicants facilitated by listing prime implicants in decreasing order of the number of minterms they cover

# Determining the Set of All Irredundant Expressions

Deriving the minimal sum-of-products through prime implicant chart inspection: *difficult for more complex cases* Example:  $f_4(v,w,x,y,z) = \sum(0,1,3,4,7,13,15,19,20,22,23,29,31)$

	0	1	3	4	7	13	15	19	20	22	23	29	31
$\checkmark A = wxz$						⊗	x					⊗	x
$B = xyz$					x		x				x		x
$\checkmark C = w'yz$			x		x			⊗			x		
$D = vw'xy$										x	x		
$E = vw'xz'$									x	x			
$F = w'xy'z'$				x					x				
$G = v'w'x'z$		x	x										
$H = v'w'y'z'$	x			x									
$I = v'w'x'y'$	x	x											

(a) Prime implicant chart.

	0	1	4	20	22
$D$					x
$E$				x	x
$F$			x	x	
$G$		x			
$H$	x		x		
$I$	x	x			

(b) Reduced prime implicant chart.

While every irredundant expression must contain A and C, none of them may contain B since it covers minterms already covered by A and C. The reduced chart, obtained after removing A, B, and C, has two x's in each column

## Example (Contd.)

---

Use propositional calculus: define prime implicant function  $p$  to be 1 if each column is covered by at least one of the chosen prime implicants, and 0 if not

$$\begin{aligned} p &= (H + I)(G + I)(F + H)(E + F)(D + E) \\ &= EHI + EFI + DFI + EGH + DFGH \end{aligned}$$

Since all prime implicants in the reduced chart have the same literal count, there are four minimal sum-of-products:

$$\begin{aligned} f_4(v,w,x,y,z) &= A + C + E + H + I = wxz + w'yz + vw'xz' + v'w'y'z' + v'w'x'y' \\ f_4(v,w,x,y,z) &= A + C + E + F + I = wxz + w'yz + vw'xz' + w'xy'z' + v'w'x'y' \\ f_4(v,w,x,y,z) &= A + C + D + F + I = wxz + w'yz + vw'xy + w'xy'z' + v'w'x'y' \\ f_4(v,w,x,y,z) &= A + C + E + G + H = wxz + w'yz + vw'xz' + v'w'x'z + v'w'y'z' \end{aligned}$$

# Reduction of the Chart

Aim: find just *one minimal expression* rather than all such expressions

Example:  $f_5(v,w,x,y,z) = \Sigma(1,3,4,5,6,7,10,11,12,13,14,15,18,19,20,21,22,23,25,26,27)$

	1	3	4	5	6	7	10	11	12	13	14	15	18	19	20	21	22	23	25	26	27
$\checkmark A = w'x$		x	x	x	x										⊗	⊗	x	x			
$\checkmark B = v'x$		x	x	x	x				⊗	⊗	x	x									
$C = vx'y$													x	x						x	x
$D = vw'y$													x	x			x	x			
$E = wx'y$							x	x												x	x
$F = v'wy$							x	x			x	x									
$G = x'yz$	x							x						x							x
$H = w'yz$	x					x								x				x			
$I = v'yz$	x					x		x				x									
$\checkmark J = v'w'z$	⊗	x		x		x															
$\checkmark K = vwx'z$																			⊗		x

(a) Prime implicant chart.



## Example (Contd.)

	10	11	18	19	26
C			x	x	x
D			x	x	
E	x	x			x
F	x	x			
G		x		x	
H				x	
I		x			

Reduced prime implicant chart

	✓10	✓11	✓18	✓19	✓26
✓C			⊗	x	x
✓E	⊗	x			x
G		x		x	

Final chart

*Dominated row: row U of the chart dominates row V if U covers every column covered by V. If U does not have more literals than V then V can be deleted from the chart.*

*Example: **I** is dominated by G, **D** is dominated by C and **F** is dominated by E, **H** is dominated by G, so they can be deleted*

*From the final chart:  $f_5(v,w,x,y,z) = A + B + J + K + C + E$*

## Dominating Column (Alternative choice)

---

	10	11	18	19	26
C			x	x	x
D			x	x	
E	x	x			x
F	x	x			
G		x		x	
H				x	
I		x			

Reduced prime implicant chart

*Dominating column: column  $i$  of the chart dominates column  $j$  if  $i$  has an  $x$  in every row in which  $j$  has an  $x$ . Hence, **dominating column  $i$**  can be deleted.*

*Example: column **11** dominates column 10. In order to cover column 10, either  $E$  or  $F$  must be selected, whereby column 11 will also automatically be covered. Similarly, since column **19** covers column 18, column 19 can be deleted.*

*Final solution is still:  $f_5(v,w,x,y,z) = A + B + J + K + C + E$*

# Design with Basic Logic Gates

---

**Logic gates:** perform logical operations on input signals

**Positive (negative) logic polarity:** constant 1 (0) denotes a high voltage and constant 0 a low (high) voltage

**Synchronous circuits:** driven by a clock that produces a train of equally spaced pulses

**Asynchronous circuits:** are almost free-running and do not depend on a clock; controlled by initiation and completion signals

**Fanout:** number of gate inputs driven by the output of a single gate

**Fanin:** bound on the number of inputs a gate can have

**Propagation delay:** time to propagate a signal through a gate

# Logic Design with Integrated Circuits

---

**Small scale integration (SSI):** integrated circuit packages containing a few gates; e.g., AND, OR, NOT, NAND, NOR, XOR

**Medium scale integration (MSI):** packages containing up to about 100 gates; e.g., code converters, adders

**Large scale integration (LSI):** packages containing thousands of gates; arithmetic unit

**Very large scale integration (VLSI):** packages with millions of gates

# Combinational Logic Design Process

n inputs



Step	Description
Step 1: Capture behavior	<p><b>Capture</b> the function</p> <p>Create a truth table or equations, <i>whichever is most natural for the given problem</i>, to describe the desired behavior of each output of the combinational logic.</p>
Step 2: Convert to circuit	<p>2A: <b>Create</b> equations</p> <p>2B: <b>Implement</b> as a gate-based circuit</p> <p>This substep is only necessary if you captured the function using a truth table instead of equations. Create an equation for each output by ORing all the minterms for that output. Simplify the equations if desired.</p> <p>For each output, create a circuit corresponding to the output's equation. (Sharing gates among multiple outputs is OK optionally.)</p>

# Analysis of Combinational Circuits


**Circuit analysis:** determine the Boolean function that describes the circuit

- Done by tracing the output of each gate, starting from circuit inputs and continuing towards each circuit output

**Example:** a multi-level realization of a full binary adder

$$\begin{aligned}C_0 &= AB + (A + B)C \\ &= AB + AC + BC\end{aligned}$$

$$\begin{aligned}S &= (A + B + C)[AB + (A + B)C]' + ABC \\ &= (A + B + C)(A' + B')(A' + C')(B' + C') + ABC \\ &= AB'C' + A'BC' + A'B'C + ABC \\ &= A \oplus B \oplus C\end{aligned}$$



# Simple Design Problems


**Parallel parity-bit generator:** produces output value 1 if and only if an odd number of its inputs have value 1

K-Map

z \ xy				
	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$P = X'Y'Z + X'YZ' + XY'Z' + XYZ$$


Implementation



# Simple Design Problems (Contd.)

**Serial-to-parallel converter:** distributes a sequence of binary digits on a serial input to a set of different outputs, as specified by external control signals

Control		Output lines				Logic equations
C1	C2	L1	L2	L3	L4	
0	0	x	0	0	0	$L_1 = xC_1'C_2'$
0	1	0	x	0	0	$L_2 = xC_1'C_2$
1	0	0	0	x	0	$L_3 = xC_1C_2'$
1	1	0	0	0	x	$L_4 = xC_1C_2$





# Comparators

**n-bit comparator:** compares the magnitude of two numbers X and Y, and has three outputs  $f_1$ ,  $f_2$ , and  $f_3$


- $f_1 = 1$  iff  $X > Y$        $f_2 = 1$  iff  $X = Y$        $f_3 = 1$  iff  $X < Y$

## 2-Bit Comparator

### K-Map


### Logic Expression

### Block diagram



$x_1x_2 \backslash y_1y_2$	00	01	11	10
00	2	1	1	1
01	3	2	1	1
11	3	3	2	3
10	3	3	1	2

### Logic circuit diagram



$$f_1 = X_1X_2Y_2' + X_2Y_1'Y_2' + X_1Y_1'$$

$$= (X_1 + Y_1')X_2Y_2' + X_1Y_1'$$

$$f_2 = X_1'X_2'Y_1'Y_2' + X_1'X_2Y_1'Y_2$$

$$+ X_1X_2'Y_1Y_2' + X_1X_2Y_1Y_2$$

$$= X_1'Y_1'(X_2'Y_2' + X_2Y_2)$$

$$+ X_1Y_1(X_2'Y_2' + X_2Y_2)$$


$$= (X_1'Y_1' + X_1Y_1)(X_2'Y_2' + X_2Y_2)$$

$$f_3 = X_2'Y_1Y_2 + X_1'X_2'Y_2 + X_1'Y_1$$


$$= X_2'Y_2(Y_1 + X_1') + X_1'Y_1$$

# 4-bit/12-bit Comparators

**Four-bit comparator:** 11 inputs (four for X, four for Y, and three connected to outputs  $f_1$ ,  $f_2$  and  $f_3$  of the preceding stage)




(a) A 4-bit comparator.



12-bit Comparator:

:




(b) A 12-bit comparator.

# Data Selectors


**Multiplexer:** electronic switch that connects one of  $n$  inputs to the output

**Data selector:** application of multiplexer

- $n$  data input lines,  $D_0, D_1, \dots, D_{n-1}$
- $m$  select digit inputs  $S_0, S_1, \dots, S_{m-1}$
- 1 output



(a) Block diagram.



(b) Logic diagram.

# Implementing Switching Functions with Data Selectors

**Data selectors:** can implement arbitrary switching functions

**Example:** implementing two-variable functions

$$z = sD_1 + s'D_0$$


$$z = A \oplus B$$

If  $s = A$ ,  $D_0 = B$ , and  $D_1 = B'$

$$z = A' + B'$$

If  $s = A$ ,  $D_0 = 1$ , and  $D_1 = B'$ ,

$$\text{As } AB' + A' = A' + B'$$



Thanks