


CS321 TANISHQ MALU 1901CS63



Single cycle datapath for ALU & JAL

(i) $op, \$R_1, \$R_2, [M]$

Format of instruction $R_1 = R_2 \text{ op } [M]$

Op code \Rightarrow 6 bit

$R_1 \Rightarrow$ 5 bit

$R_2 \Rightarrow$ 5 bit

$M \Rightarrow$ 16 bit

Whenever this instruction will be received:-

- (i) The opcode control line in main ALU unit will determine the ALU operation to be used
- (ii) R_1 and R_2 can be directly accessed from Registers file.
 R_1 will be our destination register.
- (iii) $[M]$ is memory address (as given). Thus first the data needs to be fetched from Data memory unit.

Control line during this instruction \Rightarrow

Memory read = 1 Memory write = 0

Rdst = 0 Reg write = 1

MZR = 0 Jmp = 0

Op line in ALU will define ALU operation

(ii) Jal. off \Rightarrow op \Rightarrow 6 bit off \Rightarrow 26 bit

(i) To implement Jal, firstly the 26 bit offset needs to be extracted and shifted to the left by 2 bits to create 28 bits. To get a 32 bit PC, Top 4 bits of current PC are merged with it.

(ii) Now, the return address (PC+4) needs to be connected to write data port of register file. However, ra(31) needs to be "hard-coded" and added in Rdst mux to permit its selection.

(iii) Further the jmp ~~reg~~ mux would be 1, to reach to jump address and make PC equal to it.

Control lines

Memory read = 0 Memory write = 0

Rdst = 1 Reg write = 1

M2R = 1 Jmp = 1

op line for ALU - doesn't matter