

Strigle cycle datapath for AIU & JAL

(i) op, $\$R_1$, $\$R_2$, [M]

Format of Enstruction R, = R2 op [M]

Op code => 6 bit

R, => 5 bit

R2 => 5bit

M => 16 5it

Whenever this instruction will be received:

- (i) The opcode control line in main ALV unit will determine the ALV operation to be used
- (ii) R, and Rz can be directly accessed from Registers file.
 R, will be our destination register.
- (iii) [M] is memory address (as given). Thus first the data needs to be betched from Data memory unit.

Control line during this instruction =>

Memory read = 1 Memory write = 0

Rdst = 0 Reg write = 1

M2R = 0 Jmp = 0

Op line in Alu will define Alu operation

- (11) Jal 066 => op => 6 bit off => 26 bit
 - To implement Jal, firstly the 26 bit affect needs to be entracted and shifted to the left by 2 bits To Ouate 28 bits. To get a 32 bit PC, Top 4 bpts of current Pc are merged with it.
 - (11) Now, the return address (PC+4) needs to be Connected to write data port of register file. However, ra(31) needs to be "hard-coded" and added in Rodst mun to permet its selection.
- (iii) Further the jmp reges mun would be , to me reach to jump address and make pc equal to it.

control lines

Memory read =0 Memory write =0 Reg woute = 1 Rdst = 1

Jmp = 1 M2R =1

ap line for Alu-doesn't matter