

LEGv8

Reference Data

CORE INSTRUCTION SET in Alphabetical Order by Mnemonic

NAME, MNEMONIC	FOR-MAT	OPCODE (Hex)	OPERATION (in Verilog)	Notes
ADD	ADD	R 458	$R[Rd] = R[Rn] + R[Rm]$	
ADD Immediate	ADDI	I 488-489	$R[Rd] = R[Rn] + \text{ALUImm}$	(2,9)
ADD Immediate & Set flags	ADDIS	I 588-589	$R[Rd], \text{FLAGS} = R[Rn] + \text{ALUImm}$	
ADD & Set flags	ADDG	R 558	$R[Rd], \text{FLAGS} = R[Rn] + R[Rm]$	(1)
AND	AND	R 450	$R[Rd] = R[Rn] \& R[Rm]$	
AND Immediate	ANDI	I 490-491	$R[Rd] = R[Rn] \& \text{ALUImm}$	(2,9)
AND Immediate & Set flags	ANDIS	I 790-791	$R[Rd], \text{FLAGS} = R[Rn] \& \text{ALUImm}$	(1,2,9)
AND & Set flags	ANDG	R 750	$R[Rd], \text{FLAGS} = R[Rn] \& R[Rm]$	(1)
Branch	B	B 0A0-0BF	$\text{PC} = \text{PC} + \text{BranchAddr}$	(3,9)
Branch conditionally	B,COND	CB 2A0-2A7	$\text{PC} = \text{PC} + \text{CondBranchAddr}$	(4,9)
Branch with Link	BL	B 4A0-4BF	$R[30] = \text{PC} + 4;$ $\text{PC} = \text{PC} + \text{BranchAddr}$	(3,9)
Branch to Register	BR	R 6B0	$\text{PC} = R[Rn]$	
Compare & Branch if Not Zero	CBNZ	CB 5A8-5AF	$\text{PC} = \text{PC} + \text{CondBranchAddr}$ $\text{if}(R[Rn] \neq 0)$	(4,9)
Compare & Branch if Zero	CBZ	CB 5A0-5A7	$\text{PC} = \text{PC} + \text{CondBranchAddr}$ $\text{if}(R[Rn] == 0)$	(4,9)
Exclusive OR	EOR	R 650	$R[Rd] = R[Rn] \oplus R[Rm]$	
Exclusive OR Immediate	EORI	I 690-691	$R[Rd] = R[Rn] \oplus \text{ALUImm}$	(2,9)
Load Register	LDR	D 7C2	$R[Rt] = M[Rn] + \text{DTAddr}$	(5)
Unscaled offset	LDRB	D 1C2	$R[Rt] = \{56'b0, M[Rn] + \text{DTAddr}\}(7:0)$	(5)
Load Byte	LDRB	D 1C2	$R[Rt] = \{48'b0, M[Rn] + \text{DTAddr}\}(15:0)$	(5)
Unscaled offset	LDRH	D 3C2	$R[Rt] = \{32'b0, M[Rn] + \text{DTAddr}\}(31:0)$	(5)
Load Signed Word	LDRSW	D 5C4	$R[Rt] = M[Rn] + \text{DTAddr}$	(5,7)
Unscaled offset	LDR	D 642	$R[Rd] = M[Rn] + \text{DTAddr}$	
Load Exclusive Register	LDXR	D 69B	$R[Rd] = R[Rn] \ll \text{shamt}$ $R[Rd] = R[Rn] \gg \text{shamt}$	
Logical Shift Left	LSL	R 69B	$R[Rd] = R[Rn] \ll \text{shamt}$	
Logical Shift Right	LSR	R 69A	$R[Rd] = R[Rn] \gg \text{shamt}$	
MOVe wide with Keep	MOVK	IM 794-797	$R[Rd] = \{ \text{Instruction}[22:21] * 16; \text{Instruction}[22:21] * 16 - 15 \}$	(6,9)
MOVe wide with Zero	MOVZ	IM 694-697	$R[Rd] = \{ \text{MOVImm} \ll (\text{Instruction}[22:21] * 16) \}$	(6,9)
Inclusive OR	ORR	R 550	$R[Rd] = R[Rn] R[Rm]$	
Inclusive OR Immediate	ORRI	I 590-591	$R[Rd] = R[Rn] \text{ALUImm}$	(2,9)
Store Register	STR	D 7C0	$M[Rn] + \text{DTAddr} = R[Rt]$	(5)
Unscaled offset	STURB	D 1C0	$M[Rn] + \text{DTAddr}(7:0) = R[Rt](7:0)$	(5)
Store Byte	STURB	D 1C0	$M[Rn] + \text{DTAddr}(15:0) = R[Rt](15:0)$	(5)
Unscaled offset	STURH	D 3C0	$M[Rn] + \text{DTAddr}(31:0) = R[Rt](31:0)$	(5)
Store Half	STURH	D 3C0	$M[Rn] + \text{DTAddr}(31:0) = R[Rt](31:0)$	(5)
Unscaled offset	STURW	D 5C0	$M[Rn] + \text{DTAddr} = R[Rt];$ $R[Rm] = \{ \text{atomic} \} ? 0 : 1$	(5,7)
Store Word	STURW	D 5C0	$M[Rn] + \text{DTAddr} = R[Rt];$ $R[Rm] = \{ \text{atomic} \} ? 0 : 1$	(5,7)
Store Exclusive Register	STXR	D 640	$R[Rd] = R[Rn] - R[Rm]$	(2,9)
SUBtract	SUB	R 658	$R[Rd] = R[Rn] - R[Rm]$	
SUBtract Immediate	SUBI	I 688-689	$R[Rd] = R[Rn] - \text{ALUImm}$	(2,9)
SUBtract Immediate & Set flags	SUBIS	I 788-789	$R[Rd], \text{FLAGS} = R[Rn] - \text{ALUImm}$	(1,2,9)
SUBtract & Set flags	SUBG	R 758	$R[Rd], \text{FLAGS} = R[Rn] - R[Rm]$	(1)

- 1) FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, overflow, Carry
- 2) ALUImm = { 52'b0, ALU Immediate }
- 3) BranchAddr = { 36{BR_address[25]}, BR_address, 2'b0 }
- 4) CondBranchAddr = { 43{COND_BR_address[25]}, COND_BR_address, 2'b0 }
- 5) DTAddr = { 55{DT_address[R]}, DT_address }
- 6) MOVImm = { 48'b0, MOV_immmediate }
- 7) Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic
- 8) Operands considered unsigned numbers (vs. 2's complement)
- 9) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes

①



- (10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110;
If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b1001;
If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010;
If an operand is a NaN, operands are unordered

ARITHMETIC CORE INSTRUCTION SET

②

NAME, MNEMONIC	FOR-MAT	OPCODE/SHAMT (Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADDSS	R 0F1 / 0A	$S[Rd] = S[Rn] + S[Rm]$	
Floating-point ADD Double	FADDSD	R 0F3 / 0A	$D[Rd] = D[Rn] + D[Rm]$	
Floating-point CoMPare Single	FCMPSS	R 0F1 / 08	$\text{FLAGS} = (S[Rn] \text{ vs } S[Rm])$	(1,10)
Floating-point CoMPare Double	FCMPSD	R 0F3 / 08	$\text{FLAGS} = (D[Rn] \text{ vs } D[Rm])$	(1,10)
Floating-point DiVide Single	FDIVSS	R 0F1 / 06	$S[Rd] = S[Rn] / S[Rm]$	
Floating-point DiVide Double	FDIVSD	R 0F3 / 06	$D[Rd] = D[Rn] / D[Rm]$	
Floating-point MULtiply Single	FMULSS	R 0F1 / 02	$S[Rd] = S[Rn] * S[Rm]$	
Floating-point MULtiply Double	FMULSD	R 0F3 / 02	$D[Rd] = D[Rn] * D[Rm]$	
Floating-point SUBtract Single	FSUBSS	R 0F1 / 0E	$S[Rd] = S[Rn] - S[Rm]$	
Floating-point SUBtract Double	FSUBSD	R 0F3 / 0E	$D[Rd] = D[Rn] - D[Rm]$	
Load Single floating-point	LDRSS	R 7C2	$S[Rt] = M[Rn] + \text{DTAddr}$	(5)
Load Double floating-point	LDRSD	R 7C0	$D[Rt] = M[Rn] + \text{DTAddr}$	(5)
MULtiply	MUL	R 4D8 / 1F	$R[Rd] = (R[Rn] * R[Rm]) \& 0x3F$	
Signed DiVide	SDIV	R 4D6 / 02	$R[Rd] = R[Rn] / R[Rm]$	
Signed MULtiply High	SMULH	R 4DA	$R[Rd] = (R[Rn] * R[Rm]) \& 0x3F$ (127:64)	
Store Single floating-point	STRSS	R 7E2	$M[Rn] + \text{DTAddr} = S[Rt]$	(5)
Store Double floating-point	STRSD	R 7E0	$M[Rn] + \text{DTAddr} = D[Rt]$	(5)
Unsigned DiVide	UDIV	R 4D6 / 03	$R[Rd] = R[Rn] / R[Rm]$	(8)
Unsigned MULtiply High	UMULH	R 4DE	$R[Rd] = (R[Rn] * R[Rm]) \& 0x3F$ (127:64)	(8)

CORE INSTRUCTION FORMATS

R	opcode	Rm	shamt	Rn	Rd
31	21 20	16 15	10 9	5 4	0
I	opcode	ALU immediate	Rn	Rd	
31	22 21	10 9	5 4		0
D	opcode	DT address	op	Rn	Rt
31	21 20	12 11 10 9		5 4	0
B	opcode	BR address			
31	26 25				0
CB	Opcode	COND BR address		Rt	
31	24 23			5 4	0
IW	opcode	MOV immediate		Rd	
31	21 20			5 4	0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
CoMPare	CMF	$\text{FLAGS} = R[Rn] - R[Rm]$
CoMPare Immediate	CMPI	$\text{FLAGS} = R[Rn] - \text{ALUImm}$
Load Address	LDA	$R[Rd] = R[Rn] + \text{DTAddr}$
MOVE	MOV	$R[Rd] = R[Rn]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

OPCODES IN NUMERICAL ORDER BY OPCODE


Instruction Mnemonic	Format	Opcode		Shamt Binary	11-bit Opcode Range (1)	
		Width (bits)	Binary		Start (Hex)	End (Hex)
B	B	6	000101		0A0	0BF
BNULB	R	11	00011110001	000010	0F1	
FDIVB	R	11	00011110001	000110	0F1	
FCMFB	R	11	00011110001	001000	0F1	
FAFDB	R	11	00011110001	001010	0F1	
FSRFB	R	11	00011110001	001110	0F1	
FMULB	R	11	00011110011	000010	0F3	
FDIVD	R	11	00011110011	000110	0F3	
FCMFD	R	11	00011110011	001000	0F3	
FAFDD	R	11	00011110011	001010	0F3	
FSRBD	R	11	00011110011	001110	0F3	
STURB	D	11	00111000000		1C0	
LDRB	D	11	00111000010		1C2	
B.CCDB	CB	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C0	
LDRH	D	11	01111000010		3C2	
AND	R	11	10001010000		450	
ADD	R	11	10001011000		458	
ADDI	I	10	1001000100		488	489
ANDI	I	10	1001001000		490	491
BL	B	6	100101		4A0	4BF
SDIV	R	11	10011010110	000010	4D6	
UDIV	R	11	10011010110	000011	4D6	
MUL	R	11	10011011000	011111	4D8	
SHULH	R	11	10011011010		4DA	
BNULH	R	11	10011011110		4DE	
ORR	R	11	10101010000		550	
ADDS	R	11	10101011000		558	
ADDIS	I	10	1011000100		588	589
ORRI	I	10	1011001000		590	591
CBZ	CB	8	10110100		5A0	5A7
CBNZ	CB	8	10110101		5A8	5AF
STURW	D	11	10111000000		5C0	
LDRSW	D	11	10111000100		5C4	
STURS	R	11	10111100000		5E0	
LDRS	R	11	10111100010		5E2	
STXR	D	11	11001000000		640	
LDRX	D	11	11001000010		642	
SOR	R	11	11001010000		650	
SUB	R	11	11001011000		658	
SUBI	I	10	1101000100		688	689
SORI	I	10	1101001000		690	691
MOVZ	IM	9	110100101		694	697
LSR	R	11	11010011010		69A	
LSL	R	11	11010011011		69B	
RR	R	11	11010110000		6B0	
ANDS	R	11	11101010000		750	
SUBS	R	11	11101011000		758	
SUBIS	I	10	1111000100		788	789
ANDIS	I	10	1111001000		790	791
MOVN	IM	9	111100101		794	797
STUR	D	11	11111000000		7C0	
LDR	D	11	11111000010		7C2	
STURD	R	11	11111100000		7E0	
LDRD	R	11	11111100010		7E2	

(1) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2^6) 11-bit opcodes.


IEEE 754 FLOATING-POINT STANDARD

$(-1)^E \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$
where Single Precision Bias = 127,
Double Precision Bias = 1023


IEEE Single Precision and Double Precision Formats:



MEMORY ALLOCATION



DATA ALIGNMENT



EXCEPTION SYNDROME REGISTER (ESR)

Exception Class (EC)	Instruction Length (IL)	Instruction Specific Syndrome field (ISS)
31	26	25 24 0

EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10^3	Kilo-	K	2^{10}	Kibi-	Ki
10^6	Mega-	M	2^{20}	Mebi-	Mi
10^9	Giga-	G	2^{30}	Gibi-	Gi
10^{12}	Tera-	T	2^{40}	Tebi-	Ti
10^{15}	Peta-	P	2^{50}	Pebi-	Pi
10^{18}	Exa-	E	2^{60}	Exbi-	Ei
10^{21}	Zetta-	Z	2^{70}	Zebi-	Zi
10^{24}	Yotta-	Y	2^{80}	Yobi-	Yi
10^{-3}	milli-	m	10^{-15}	fermi-	f
10^{-6}	micro-	μ	10^{-18}	atto-	a
10^{-9}	nano-	n	10^{-21}	zepto-	z
10^{-12}	pico-	p	10^{-24}	yocto-	y