

North South University

Department of Electrical & Computer Engineering

7 segment Display project CSE231


Project Report

Course name: CSE-231 (Digital Logic Design Lab)


Student name: Tasnim Shahrin


ID: 2022025042


State diagram




200										No. of the last of		
												1
1		1 01	45	l NI-	ext Sl	-0-				ation Table	5 %	#
	Preser			1	-			JK flip	-flop	T flip-flop	D. Alip-Alop	
	At	Bt	G [†]	A443	Btrz	C++1	JA KA	JB KB	Je Ke	TA TB TC	DA DB DC	
	0	0	0	0	0	1	O ×	0 ×	1 ×	0 0 1	0 0 1	*
-	0	0	1	0	1	0	0 ×	1 ×	× 1	0 1 1	0 1 0	
2	0	1	0	0	1	1	OX	× O	1 ×	0 0 1	0 1 1	
3	0	1	1	1	0	0	1 ×	× 1	× 1	1 1 1	1 00	
4	1	0	0	1	0	1	× O	Q ×	1 ×	0 0 1	1 0 \$1	1
5	1	0	1	0	0	0	1 0	Q X	× 1	1 0 1	0 0 0	
5	1	1	0	×	×	×	××	XX	× ×	\		
7	1	1	1	×	×	×	××	××	××	× × ×	× × ×	
Account of the Paris											w.	1
1				1				j	211			













$$D_A = A_+ \overline{C}_+ + B_+ C_+$$


$$D_{B} = \overline{A}_{+}\overline{B}_{+}C + B_{+}\overline{C}_{+}$$























Cost analysis

Sequential circuit with combinational circuit:

Equipment list:

Component name	Quantily.	Rate	Amount
Bread board	2	90/=	180/=
Wines	60	2/=	120/=
Dual JK flip-flop	3	20.9/=	62.7/=
7 Segment Display	1	22·67/= 9·85/=	22·67/= 9·85/=
1C4075 (3 in OR)	1	22.67/#	22.67/=
10 7432 (2 in OR)	2	27.59/=	55 · 18 =
1C 7408 (2 in AND	2	23.59⊨	47.18 =
1C 7404 (Hex Inventer NOT)	1	25.59=	25.59 =
1N 4148 High Speed Switch	1	1.9/=	1.9⊨
			,

Total = 525.07/=

Discussion:

In this project w. I made 7-segment display to display "+S2079".

At first we I made the truth table. By using the finith table we I got SOP and POS equations.

I draw the cincuits of SOP and POS in the generialized and simplified from.

I also did K-maps for SOP and POS. By the K-maps we got the simplified form. The simplified form is a made the circuit quite simple and short.

After that we I use the 3 to 8 line decader, and 4:1 MUX. and use the same touth table to display 7-segment "+52079".

I also draw and simulate the simplification form of SOP and POS by using NAND and NOR gates.

I draw and simulate the sequential cincuit with combinational cincuit. I use JK flip-flop to make the input automated.

Typically for a standard ned coloned 7-segment display, Each LED segment can draw about 15 m A to illuminated connectly, So on a 5 y digital logic circuit, the value of the current limiting negistor would be about 2002 (5 v-2 v) to on 220 a to the nearest higher preferred when So, to understand how the segments of the display are connected to a 220 a current limiting negistor considers the circuit below.

Conclusion:

This project was good opportunity for all of us to learn how the system works and learn the sheavy as well. We also faced a lot of problems which taught us what kind to problems can be faced while building a 7-segment display. We had problems mostly with lack of knowledge on how to build everything but with a great deal of time spent on it together we figured it out evertually.