

# Computer Arithmetic: Part 2 (Addition Subtraction & Multiplication Algorithms)



# Addition

- ◆ Addition proceeds as if the two numbers were unsigned integers.
- ◆ If the result of the operation is positive, we get a positive number in twos complement form, which is the same as in unsigned-integer form.
- ◆ If the result of the operation is negative, we get a negative number in twos complement form.
- ◆ Note that, in some instances, there is a carry bit beyond the end of the word (indicated by shading), which is ignored.

$\begin{array}{r} 1001 = -7 \\ + \underline{0101} = 5 \\ 1110 = -2 \\ \text{(a) } (-7) + (+5) \end{array}$	$\begin{array}{r} 1100 = -4 \\ + \underline{0100} = 4 \\ \textcolor{teal}{1}0000 = 0 \\ \text{(b) } (-4) + (+4) \end{array}$
$\begin{array}{r} 0011 = 3 \\ + \underline{0100} = 4 \\ 0111 = 7 \\ \text{(c) } (+3) + (+4) \end{array}$	$\begin{array}{r} 1100 = -4 \\ + \underline{1111} = -1 \\ \textcolor{teal}{1}1011 = -5 \\ \text{(d) } (-4) + (-1) \end{array}$
$\begin{array}{r} 0101 = 5 \\ + \underline{0100} = 4 \\ 1001 = \text{Overflow} \\ \text{(e) } (+5) + (+4) \end{array}$	$\begin{array}{r} 1001 = -7 \\ + \underline{1010} = -6 \\ \textcolor{teal}{1}0011 = \text{Overflow} \\ \text{(f) } (-7) + (-6) \end{array}$

# Overflow?

Overflow occurs when:

- ❖ Two negative numbers are added and an answer comes positive or
- ❖ Two positive numbers are added and an answer comes as negative.
- ❖ Note that overflow can occur whether or not there is a carry
- ❖ N-bit 2's Complement number System can represent Number from to  $-2^{n-1}$  to  $2^{n-1} - 1$   
 4 Bit can represent numbers from ( **-8 to 7** )  
 5 Bit can represent numbers from ( **-16 to 15** ) in 2's Complimentary System.


$\begin{array}{r} 1001 = -7 \\ + \underline{0101} = 5 \\ 1110 = -2 \\ (a) (-7) + (+5) \end{array}$	$\begin{array}{r} 1100 = -4 \\ + \underline{0100} = 4 \\ \textcolor{teal}{1}0000 = 0 \\ (b) (-4) + (+4) \end{array}$
$\begin{array}{r} 0011 = 3 \\ + \underline{0100} = 4 \\ 0111 = 7 \\ (c) (+3) + (+4) \end{array}$	$\begin{array}{r} 1100 = -4 \\ + \underline{1111} = -1 \\ \textcolor{teal}{1}1011 = -5 \\ (d) (-4) + (-1) \end{array}$
$\begin{array}{r} 0101 = 5 \\ + \underline{0100} = 4 \\ 1001 = \text{Overflow} \\ (e) (+5) + (+4) \end{array}$	$\begin{array}{r} 1001 = -7 \\ + \underline{1010} = -6 \\ \textcolor{teal}{1}0011 = \text{Overflow} \\ (f) (-7) + (-6) \end{array}$

# Subtraction

- ◆ To subtract one number (subtrahend) from another (minuend), take the twos complement (negation) of the subtrahend and add it to the minuend.
- ◆ Subtraction is achieved using addition.

$\begin{array}{r} 0010 = 2 \\ + \underline{1001} = -7 \\ \hline 1011 = -5 \end{array}$ <p>(a) M = 2 = 0010 S = 7 = 0111 -S = 1001</p>	$\begin{array}{r} 0101 = 5 \\ + \underline{1110} = -2 \\ \hline 10011 = 3 \end{array}$ <p>(b) M = 5 = 0101 S = 2 = 0010 -S = 1110</p>
$\begin{array}{r} 1011 = -5 \\ + \underline{1110} = -2 \\ \hline 11001 = -7 \end{array}$ <p>(c) M = -5 = 1011 S = 2 = 0010 -S = 1110</p>	$\begin{array}{r} 0101 = 5 \\ + \underline{0010} = 2 \\ \hline 0111 = 7 \end{array}$ <p>(d) M = 5 = 0101 S = -2 = 1110 -S = 0010</p>
$\begin{array}{r} 0111 = 7 \\ + \underline{0111} = 7 \\ \hline 1110 = \text{Overflow} \end{array}$ <p>(e) M = 7 = 0111 S = -7 = 1001 -S = 0111</p>	$\begin{array}{r} 1010 = -6 \\ + \underline{1100} = -4 \\ \hline 10110 = \text{Overflow} \end{array}$ <p>(f) M = -6 = 1010 S = 4 = 0100 -S = 1100</p>

# Block Diagram of Hardware for Addition and Subtraction



# Multiplication

TERMS to know

Terms : Multiplicand : 4  
Multiplier : X 3  
-----  
Product : 12

# Binary Multiplication

A	B	A X B
0	0	0
0	1	0
1	0	0
1	1	1

# Multiplication of unsigned integers, Pen and Paper Method

23	10111	Multiplicand
19	× 10011	Multiplier
	<u>10111</u>	
	10111	
	00000	+
	00000	
	<u>10111</u>	
437	110110101	Product


1. Multiplication involves the generation of partial products, one for each digit in the multiplier. These partial products are then summed to produce the final product.
2. The partial products are easily defined. When the multiplier bit is 0, the partial product is 0. When the multiplier is 1, the partial product is the multiplicand.
3. The total product is produced by summing the partial products. For this operation, each successive partial product is shifted one position to the left relative to the preceding partial product
4. The multiplication of two n-bit binary integers results in a product of up to 2n bits in length (e.g.,  $11 * 11 = 1001$ ).



# Unsigned Integer Multiplication

## Improving the pen and paper method.

- ◆ First, we can perform a running addition on the partial products rather than waiting until the end.
- ◆ This eliminates the need for storage of all the partial products; fewer registers are needed.
- ◆ Second, we can save some time on the generation of partial products.
- ◆ For each 1 on the multiplier, an add and a shift operation are required; but for each 0, only a shift is required.






# Flowchart and Example for Unsigned Binary Multiplication

C	A	Q	M		
0	0000	1101	1011	<b>Initial values</b>	
0	1011	1101	1011	<b>Add</b> <b>Shift</b>	} <b>First cycle</b>
0	0101	1110	1011		
0	0010	1111	1011	<b>Shift</b>	} <b>Second cycle</b>
0	1101	1111	1011		
0	0110	1111	1011	<b>Add</b> <b>Shift</b>	} <b>Third cycle</b>
0	0110	1111	1011		
1	0001	1111	1011	<b>Add</b> <b>Shift</b>	} <b>Fourth cycle</b>
0	1000	1111	1011		

11\*13 = 143; i.e., 1000 1111




# Booth's Multiplication Algorithm

- ◆ **Multiplying binary integers** in signed 2's complement representation
- ◆ Lesser number of additions/subtractions required.
- ◆ For 0's in the multiplier, no addition just shifting
- ◆ And a strings of 1 in the multiplier from bit weight  $2^k$  to  $2^m$  can be treated as  $2^{k+1}$  to  $2^m$ .
- ◆ Example:


$$15 = (1111), \text{ then } 4 \times 15 = 4 \times 2^4 - 4 \times 2^0 = 64 - 4 = 60$$

- The multiplier and multiplicand are placed in the Q and M registers. There is also a 1-bit register placed logically to the right of the least significant bit ( $Q_0$ ) of the Q register and designated  $Q_{-1}$
- The results of the multiplication will appear in the A and Q registers.
- A and  $Q_{-1}$  are initialized to 0. As before, control logic scans the bits of the multiplier one at a time. Now, as each bit is examined, the bit to its right is also examined.
- If the two bits are the same (1-1 or 0-0), then all of the bits of the A, Q, and  $Q_{-1}$  registers are shifted to the right 1 bit.
- If the two bits differ, then the multiplicand is added to or subtracted from the A register, depending on whether the two bits are 0-1 or 1-0.
- Following the addition or subtraction, the right shift occurs. In either case, the right shift is such that the leftmost bit of A, namely  $A_{n-1}$ , not only is shifted into  $A_{n-2}$ , but also remains in  $A_{n-1}$ .
- This is required to preserve the sign of the number in A and Q. It is known as an arithmetic shift.



A	Q	Q <sub>-1</sub>	M	Initial values	
0000	0011	0	0111		
1001	0011	0	0111	$A \leftarrow A - M$	First cycle
1100	1001	1	0111	Shift	
1110	0100	1	0111	Shift	Second cycle
0101	0100	1	0111	$A \leftarrow A + M$	
0010	1010	0	0111	Shift	Third cycle
0001	0101	0	0111	Shift	
0001	0101	0	0111	Shift	Fourth cycle

Example of Booth's Algorithm ( $7 \times 3$ )





Thank You