

Session 2.2


Module 2

Mouli Sankaran

Logic Gates and Binary Adders and Subtractors

Session 2.2: Focus


- Logic Gates
- AND, OR, NOT
- NAND and NOR
- XOR and Exclusive-NOR
- Logic Gates ICs
- Binary Addition
 - Half and Full Adder Circuits
- Binary Subtraction
 - Half and Full Subtractor Circuits
- 7-Segment Display




Logic Gates

Logic Signals


- The logic signals (0 and
 1) with which logic gates are driven are shown here
- The voltage levels have consistently come down due to **low power** requirements from **3V** to **less than 1V**




AND, OR, NOT Gates




(a) Two-input AND gate



(b) Two-input OR gate




(c) NOT gate or inverter




Truth Tables of Logical Operations


1	AN	D		0	R	N	OT
х	y	$x \cdot y$	х	y	x + y	x	x'
0	0	0	0	0	0	0	1
0	1	0	0	1	1	1	0
1	0	0	1	0	1		1
1	1	1	1	1	1		

Quiz 1: Draw the Output signals




Quiz 2: Give Truth Table





A	В	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




(b) Four-input OR gate

Answer for (b):


If any one input is 1, the output (**G**) will be one

G is zero only when all A, B, C, D are zeros

Quiz 3: Draw the Output waveform




Quiz 4: What are the Outputs?




Answers:

Always One




Always Zero



NAND and **NOR** Gates

NAND Gates




Α	В	Υ
0	0	1
0	1	1
1	0	1
1	1	0

$$Y = \overline{A.B}$$

Can also be written as:


$$Y = \overline{AB}$$

NAND Gate with more than two inputs:



$$Y = \overline{(A.B.C)}$$

NOR Gates




Α	В	Υ
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{A + B}$$


3-input NOR Gate:

TRUTH TABLE




	INPUTS	3	OUTPUT
W	×	Y	Z
0	o	0	1
0	O	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	O
1	1	1	0
			A. 22.4

$$Y = \overline{(A+B+C)}$$



XOR Gate


XOR Gate



Truth Table of XOR Gate:

Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	0

XOR Gates




- XOR gate is sometimes referred to as "anything but not all"
- XOR gate is enabled only when there are odd number of digital 1s
- Therefore, an XOR gate can be viewed as an **odd bits check** circuit

Multiple input XOR Gate


$$\begin{array}{c}
A \\
B \\
C \\
D
\end{array}$$

$$Y = A \oplus B \oplus C \oplus D$$




- 1. Output is 1 when only when either there are one or three 1s as inputs
- 2. Output is one when there are odd 1s as inputs

Α	В	C	D	Υ
0	0	0	0	0
0	0	0	1	1
0	0	1	1	1
0	0	1	1 0	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0	1 0 1 0 1 0 1 0	1 0 1 0 0 1 1 0 0 1 0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0




Exclusive-NOR Gates

Exclusive-NOR Gates



Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	1


3-input Exclusive-NOR Gate:



		Inputs		outputs
0	W	X	Υ	Q = A⊕B⊕C
0.00	0	0	0	1
0 2	0	0	1	0
0 2	0	1	0	0
0 2	0	1	1	1
672	1	0	0	0
0 2	1	0	1	1
336	1	1	0	1
2	1	1	1	0


$$\mathbf{Q} = A \oplus B \oplus C.$$

This is an **Even function**. **Output** is **1** when there are **even** number of **1s** as **inputs**




Logic Gates ICs

74LS Series ICs





Pin Numbers



LS: Low-power Schottky family

Some 74LS Series ICs





Binary Addition

Basic Rules of Binary Addition (Half Adder)

$$A + B = Sum(S)$$

1.
$$0+0=0$$
.

1.
$$0 + 0 = 0$$
.
2. $0 + 1 = 1$.

3.
$$1+0=1$$
.


$$3. 1 + 0 = 1.$$


4. 1 + 1 = 0 with a carry of '1' to the next more significant bit.

Carry is zero

Inp	uts	Outputs		
А	В	S	С	
0	0	0	0	
1	0	1	0	
o	1	1	0	
1	1	0	1	


Truth table





3-bit Binary Addition (Full Adder)


A	В	Carry- in (C_{in})	Sum	Carry- out (C_0)	A	В	Carry- in (C _{in})	Sum	Carry- out (C_0)
0	0	0	0	0	1	0	0	1	0
0	0	1	1	0	1	0	1	0	1
0	1	0	1	0	1	1	0	0	1
0	1	1	0	1	1	1	1	1	1



Larger-bit Binary Addition

• Consider 32 bit adders are used to add two 128 bit numbers $(A_3 A_2 A_1 A_0)$ and $(B_3 B_2 B_1 B_0)$ Note: Consider each of them are 32-bit numbers


1. A_3 A_2 A_1 A_0 2. A_3 A_2 A_1 A_0 3. A_2 A_1 A_1 A_0 3. A_1 A_1



Binary Subtraction

Basic Rules of Binary Subtraction (Half Subtractor)

	A Minuend		B Subtrahend		(A-B) Difference	Borrow out
Rule 1	0		0	=	0	
Rule 2	0	·	1	=	1	and borrow 1
Rule 3	1	-	0	=	1	
Rule 4	1	_	1	=	0	



Subtraction: Borrow Bit


In	puts	Outputs		
Minuend A	Subtrahend B	Difference	Borrow	
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	
A - B		Di	Во	


Minuend

Subtrahend

Difference

When 1 is subtracted from 0 A borrow is taken from the next most significant bit, by making it zero







Subtraction: Example

Overall, the result will the Borrow bit will be cleared (zero).

Subtraction: Digital Implementation




3-bit Binary Subtraction (Full Subtractor)




	Inputs	Outputs		
Minuend (A)	Subtrahend (B)	Borrow-in (B_{in})	Difference (D)	Borrow-out (B_0)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Subtraction: Example




• Borrow (in) and Borrow (out) are shown above



7-Segment Display Code

7-Segment Display Code

Number displayed is 3 here



• 1 means the segment is ON

	a	b	c	d	e	f	g
0	1	1	1	1	1	1	0
1	0	1	1	0	0	0	0
2	1	1	0	1	1	0	1
3	1	1	1	1	0	0	1
4	0	1	1	0	0	1	1
5	1	0	1	1	0	1	1
6	0	0	1	1	1	1	1
7	1	1	1	0	0	0	0
8	1	1	1	1	1	1	1
9	1	1	1	0	0	1	1
a	1	1	1	1	1	0	1
b	0	0	1	1	1	1	1
c	0	0	0	1	1	0	1
d	0	1	1	1	1	0	1
e	1	1	0	1	1	1	1
f	1	0	0	0	1	1	1

Session 2.2: Summary

- 7-Segment Display
- Logic Gates
- AND, OR, NOT
- NAND and NOR
- XOR and Exclusive-NOR
- Logic Gates ICs
- Binary Addition
 - Half and Full Adder Circuits
- Binary Subtraction
 - Half and Full Subtractor Circuits