
# On Assignment 5

- Q. Part 1 (programming): Since we are starting with pmd\_irecv.c in assignment 4, do we only need to mark the OpenMP changes or both MPI & OpenMP changes?
- A. Please only mark the OpenMP changes.
- Q. Part 3 (strong scaling): Should we plot & submit the runtime, speedup & parallel efficiency as a function of the number of threads, as in slide 20 of "Hybrid MPI+OpenMP MD" lecture, <a href="https://aiichironakano.github.io/cs596/05HMD.pdf">https://aiichironakano.github.io/cs596/05HMD.pdf</a>?
- A. No, please submit only the efficiency plot.

# On Assignment 5, Part 3 (Scaling)

- Goal: Measure multithread parallel efficiency on multiple cores within a single computing node
- **CPU** in standard output is total runtime (in seconds) including computing & communication; use it as T(N, P) in the speedup formula, where N is the fixed problem size (proportional to the total # of atoms, nglob = 55296, but doesn't enter in efficiency calculation) & P is the # of cores (or threads, remember one thread per core seen using 'top' command)



$$P=1$$
  $T(N, 1) = 14.92553$   $S_2 = \frac{T(N, 1)}{T(N, 2)}$   $P=2$   $T(N, 2) = 9.614403$   $P=4$   $T(N, 4) = 3.940460$   $P=8$   $T(N, 8) = 8.350226$ 

**Strong-scaling (fixed problem size):** 

Speedup: 
$$S_P = \frac{T(N,1)}{T(N,P)}$$

Efficiency:  $E_P = \frac{S_P}{P}$ ; only plot this!

## Why Dip in Runtime for P = 4?

• Each of the two processors (or sockets) with multiple cores has fast local memory called cache (to be discussed in performance optimization lecture)

In prior architectures (such as the Intel® Xeon® E5 v4 Processor family):

- The mid-level cache (MLC or also known as L2) was 256 KB per core.
- The last level cache (also known as L3) was a shared inclusive cache with 2.5 MB per core.

In the architecture of the Intel® Xeon® Scalable Processor family, the cache hierarchy has changed to provide a larger MLC of 1 MB per core and a smaller shared non-inclusive 1.375 MB LLC per core. A larger MLC increases the hit rate into the MLC resulting in lower effective memory latency and also lowers demand on the mesh interconnect and LLC. The shift to a non-inclusive cache for the LLC allows for more effective utilization of the overall cache on the chip versus an inclusive cache.

https://www.intel.com




$$P = 1$$
  $T(N, 1) = 14.92553$   
 $P = 2$   $T(N, 2) = 9.614403$   
 $P = 4$   $T(N, 4) = 3.940460$   
 $P = 8$   $T(N, 8) = 8.350226$ 

- In addition to more arithmetic-logic operations, multiple cores provide larger caches to improve memory-access speed
- If threads are placed on different sockets, however, memory performance degrades
- Non-uniform memory access (NUMA): Memory design, where memory access time depends on memory location relative to the processor
- Again, there also is interference with other users in the same computing node

# **Affinity**

- Processor (task) affinity: Controls binding (i.e., pinning) of a process to a core or socket (mpirun -bind-to none unbinds a rank from single core or socket, while mpirun -bind-to socket pins all threads within one socket) <a href="https://en.wikipedia.org/wiki/Processor affinity">https://en.wikipedia.org/wiki/Processor affinity</a>
- Binding can improve cache performance but degrade load balancing



• "There still is not an easy way for pinning MPI processes & OpenMP threads to CPU sockets & cores." How to gain hybrid MPI-OpenMP code performance without changing a line of code a.k.a. dealing with task affinity:

https://aciref.org/how-to-gainhybrid-mpi-openmp-codeperformance-without-changing-aline-of-code-a-k-a-dealing-withtask-affinity/

- Don't worry about nonmonotonic behavior & submit what your got (again not runtime but efficiency)
- Will revisit false sharing & affinity in performance-optimization lecture

## **About srun**

 While mpirun is a command in MPI system to execute a parallel program, some versions of Slurm job-scheduling system & OpenMPI implementation of MPI support srun to execute an MPI program.

```
2. Does Open MPI support "srun -n X my_mpi_application"?
```

Yes, if you have configured OMPI —with—pmi=foo, where foo is the path to the directory where pmi.h/pmi2.h is located. Slurm (> 2.6, > 14.03) installs PMI-2 support by default.

https://www.open-mpi.org/faq/?category=slurm#slurm-direct-srun-mpi-apps

• Consult a system administrator about specific settings after each upgrade (following descriptions on discovery are somewhat outdated)

srun Launch parallel tasks (i.e., job steps) (typically for MPI jobs)

https://carc.usc.edu/user-information/user-guides/hpc-basics/running-jobs

https://carc.usc.edu/user-information/user-guides/hpc-basics/slurm-templates

## Recap: Slide 20 in Hybrid MPI+MD Lecture

### 1 MPI process; 1-8 threads

#### In hmd.h:

Dual quadcore

**Dual quadcore** 

Intel Xeon 2.3 GHz


AMD Opteron 2.3 GHz


30

25

15

Wall-clock time (s)






Number of threads

10


$$N = 4 \times 24^3$$
  
= 55296 atoms



### **P**: Number of cores

### pmd.in

24	<pre>InitUcell[3]</pre>
	Density
	InitTemp
	DeltaT
	StepLimit
	StepAvg
	24



$$E_P = \frac{S_P}{P}$$

Just one curve (no need to compare different nodes)