Intel Xeon Phi Programming

Aiichiro Nakano

Collaboratory for Advanced Computing & Simulations
Department of Computer Science
Department of Physics & Astronomy
Department of Chemical Engineering & Materials Science
Department of Biological Sciences
University of Southern California

Email: anakano@usc.edu

Goal: Multithreading on Intel Xeon Phi





Two Supercomputing Parties in the US

GPU Phi





Titan: Oak Ridge Nat'l Lab 17.6 Petaflop/s AMD Opteron + NVIDIA K20x Aurora: Argonne Nat'l Lab (2019) 180-450 Petaflop/s Intel Xeon Phi










Intel Xeon Phi Processors

Current Knights Landing (KNL) is a predecessor of the Knights Hill (KNH) processor in Aurora



Knights Landing (KNL)


TILE

2 VPU

CHA

2 VPU

Knights Landing Overview



VPU: Vector processing unit

MCDRAM: Multi-channel dynamic random access memory (4× bandwidth of DRAM)

KNL Parallel Programming

- Standard MPI+OpenMP programming is supported
- Should utilize fast on-chip MCDRAM (multi-channel dynamic random access memory) shared by 72 cores
- Should take advantage of AVX-512 (512-bit or 8 double-precision) SIMD operations on vector processing units (VPUs)