

Towards Access Pattern Aware Checkpointing For Kokkos Applications



Incremental Checkpoints

Compute

Checkpoint

Nigel Tan¹ (student)

Bogdan Nicolae² (advisor), Nicolas Morales³ (advisor), Keita Teranishi³ (advisor), Sanjukta Bhowmick⁴ (advisor), Michela Taufer¹ (advisor) ¹University of Tennessee Knoxville, ²Argonne National Laboratory, ³Sandia National Laboratories, ⁴University of North Texas



Contributions:

Highlight the limitations of the common checkpoint philosophy on increasingly heterogeneous systems

Demonstrate a 4-8x reduction in checkpoint size by combining application and system awareness for checkpointing using sparse update patterns and incremental checkpoints as an example

Lay the groundwork for supporting access pattern aware checkpointing in Kokkos Resilience and VeloC


Checkpoint

Naive Application Level Checkpointing State of the art checkpoint Decide checkpoint frequency systems address many of the **Application** Mark regions/data for challenges but come with checkpointing constraints Synchronize processes and threads Not all challenges are tackled Require considerable effort to Calculate and allocate memory for checkpoint buffer/structure integrate into applications Move data into the correct memory space I/O Middleware Gather data for checkpointing Hardware Use I/O middleware efficiently System level Addressed in part by state of Write checkpoint to file the art checkpoint systems Checkpointing at the application level is complex and not portable

Limits of Current Checkpoint Philosophy

- Growing I/O and network complexity in HPC systems Rising need for portability on heterogeneous platforms
- Integrating existing checkpoint systems is challenging Increase in build complexity
- Difficult to guarantee long term support
- Optimization is typically application specific
- Developing efficient checkpoint runtimes is difficult Common resilience philosophy: checkpoint all, checkpoint frequently, do not pay attention to the update patterns

Application DRAM High Bandwidth Memory Non Volatile Memory **Local Scratch** Burst Buffer Parallel FS HPC I/O hardware stack



Applications with Sparse Data Update Patterns: the Fido Use Case

What if an application has a sparse data update pattern (i.e., few data changes at each iteration)?

- Use case: **Fido**, a graph alignment application Compute a graphlet degree vector (GDV) for
- each vertex
- Collect the GDVs into a matrix

Step 0

Total Checkpoint

Checkpoints

everything!

- Compare two graphs using the GDVs Data update pattern is highly input dependent
- Need to checkpoint the matrix of GDVs

Sparse update patterns favor incremental checkpoints


Current Solution: Full Checkpoint Strategy

Step 1

Total Checkpoint

Checkpoints

everything!



Sparse, irregular update pattern in Fido

Updated cell

Unchanged cell

Results

Track the changes to

the matrix of GDVs

Serialize data for better


write performance

Run the tests on Tellico

using a Map

(Power9)


sets of graphs




Initial Implementation Of Access Pattern Aware Checkpointing

Full Checkpoints

1/0






A More Efficient Solution: Incremental Checkpoint Strategy

Full checkpoints are simple but can be inefficient and ignore data update patterns

Step 2

Total Checkpoint

Checkpoints



Enhance Kokkos Resilience and VeloC with access pattern aware checkpointing

Conclusions

- Address the limits of current checkpoint philosophy with Kokkos Resilience and VeloC
- Enable a 4-8x reduction in data written for checkpointing sparsely updated data
- Build the foundation for access pattern aware checkpointing in Kokkos applications

Future Work

- Implement incremental checkpoint capabilities in Kokkos Resilience and VeloC
- Extend access pattern aware checkpointing to other patterns beyond sparse updates



References

- 1. Nicolae, B., Moody, A., Gonsiorowski, E., Mohror, K., & Cappello, F. (2019, May). Veloc: Towards high performance adaptive asynchronous checkpointing at large scale. In 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS) (pp. 911-920). IEEE.
- 2. Morales, N., Teranishi, K., Nicolae, B., Trott, C., and Cappello, F., "Towards High Performance Resilience using Performance Portable Abstractions," to appear in Euro-Par Conference 2021.



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA-0003525.



