

Expt-1 Prelab and Lab Work

Expt-1 Prelab

1.

Name: Md. Ashiqur Rahman
ID: 2020-2-60-158
Group: 07

①

Here, Boolean expression of S is,

$$S = A'B'C + A'B\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

0 0 1 0 1 0 1 0 0 1 1 1

Truth Table:

Input			output
A	B	C	S
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

2.


② The structural verilog simulation of the combinational circuit of figure 7:-

```

module exp1(input A,B,c,output S);
    wire W1,W2,W3,W4;
    and g1(W1,~A,~B,c),
    g2(W2,~A,B,~c),
    g3(W3,A,~B,~c),
    g4(W4,A,B,c);
    or g5(S,W1,W2,W3,W4);
endmodule

```

Lab work: Circuit Simulation:



Verilog:

