


## **Expt-1 Prelab and Lab Work**

## Expt-1 Prelab



De structural voriloz simulation of the combinational circuit of figurale 7:
module expl (input A. B.c., output 3);

with W1. W2. W3. W4;

and g1 (W1. ~ A. ~ B. c),

g2 (W2. ~ A. B. ~ c),


g3 (W3. A. ~ B. ~ c),

g4 (W4. A. B.c);

or g5 (5. W1. W2. W3. W4);

end module

## Lab work: Circuit Simulation:



## Verilog:

