


In the name of God



## Computer Architecture Project Report

Students:

Salar Ghoochi: 98110446

Amirali Mostaghis: 98102324

Ahmadreza Tavana: 98104852


Professor: Dr.Hajsadeghi

# Abstract

In this project we design a universal asynchronous receiver-transmitter (UART) with Verilog. UART is a hardware communication protocol that uses asynchronous serial communication with configurable speed. UART has two parts, sender part and receiver part. In this report we explain our code and modules generally and put block diagram and state diagram and also the results of our simulation.

## Transmitter Part


In this part at first we define states and then in state1 we wait for start and also define TxData for defining the series of data and then TxData for activation. This part has a clock that we named it TxClock that works with frequency of Baud Rate. The baud rate is the rate at which information is transferred in a communication channel. Baud rate is commonly used when discussing electronics that use serial communication. In the serial port context, "9600 baud" means that the serial port is capable of transferring a maximum of 9600 bits per second. Then we compare states with the general state and then base on the result we initialize TxDataOut and TxDone and repeat this process in posedge clock. That was a general explanation of our code and we put the main code blow to see the details of code:



```
1 module UART_Project (input Reset,input Clock,input BaudRate,input TxDataLoad,input [7:0] TxDataIn,output reg TxDataOut,input RxDataIn,output [7:0] RxDataOut,output TxDone,output RxDone,output RxError);
2
3
4 reg [2:0] state1 = 3'b000; // wait for start
5 reg [2:0] state2 = 3'b001; // read start bit
6 reg [2:0] state3 = 3'b010; // read data
7 reg [2:0] state4 = 3'b011; // read stop bit
8
9 reg [2:0] state = 0;
10 reg [10:0] Counter = 0;
11 reg [2:0] Index = 0;
12 reg [7:0] Tx_Data = 0;
13 reg Tx_Done = 0;
14
15
16 integer CPB;
17 initial CPB=BaudRate*521/(1-BaudRate)*1042; // Initial CPB
18
19 always @(posedge Clock) begin
20 if (BaudRate==0) begin
21 CPB=11'd1042;
22 end else begin
23 CPB=11'd521;
24 end
25 end
26
27 always @(posedge Clock or negedge Reset) begin
28 if (!Reset) begin // active low
29 TxDataOut <= 1'b1;
30 Tx_Done <= 1'b0;
31 Counter <= 0;
32 Index <= 0;
33 state <= state1;
34 TxDataIn <= 1'b1;
35 end else begin
36 if (state==state1) begin
37 Counter <= 0;
38 Index <= 0;
39 TxDataOut <= 1'b1;
40 Tx_Done <= 1'b0;
41 if (TxDataLoad == 1'b1)
42 begin
43 Tx_Data <= TxDataIn;
44 state <= state2;
45 end
46 else
47 end
```




## Transmitter State Diagram



## Receiver Part

In this part at first we define stateR and RxDataIn for receiving data and RxDataOut for sending and RxError for the error part and contain the noise that defined in project document. And also we define the clock like the sender part that is equal to Baud Rate. In this part, as the previous part, we compare the states and then we check our counter and then shift it and also check the Rxdata and start bit and shift start bit if RxData is equal to 0 and then we check if start bit is less than 4 we make it 0 and then we put RxError equal to 1 and then change the state and do this process for other states and repeat this process in posedge of clock and finally we clarify RxDone and RxError and RxDataOut at the end of code. With completing the receiver part, our UART is ready and we can use it to sending data in a frame that we put in blow. Also we put the main code of receiver part to see the details of the code:




```
105
106 ////////////////////////////////////////////////// Receiver
107
108
109 reg [2:0] stateR = 0;
110 reg [10:0] CounterR = 0;
111 reg [3:0] IndexR = 0;
112 reg [3:0] IndexStartBit = 0;
113 reg Flag = 0;
114
115 reg r_Rx_Data_R = 1'b1;
116 reg r_Rx_Data = 1'b1;
117 reg r_Rx_Error = 1'b0;
118 reg r_Rx_DV = 0;
119 reg [7:0] r_Rx_Byte = 0;
120
121 integer CPBR;
122 Initial CPBR=BaudRate*66/(1-BaudRate)*131; // Initial baudrate
123
124 always @(posedge Clock) begin
125     if (BaudRate==0) begin
126         CPBR=11'd131;
127     end else begin
128         CPBR=11'd66;
129     end
130 end
131
132
133 always @(posedge Clock)
134 begin
135     r_Rx_Data_R <= RxDataIn;
136     r_Rx_Data <= r_Rx_Data_R;
137 end
138
139
140 always @(posedge Clock) begin
141     if (stateR==state1) begin
142         r_Rx_DV <= 1'b0;
143         r_Rx_Error <= 0;
144         CounterR <= 0;
145         IndexR <= 0;
146         IndexStartBit <= 0;
147         Flag <= 0;
148     end
149     if (r_Rx_Data == 1'b0) // Start bit detected
150         stateR <= state2;
```

```
File Edit Selection View Go Debug Terminal Help • Project.v - Visual Studio Code
C:\Users\RAVAN SERVICE > Dropbox > My PC (GetCh) > Desktop > Project.v
150 stateR <- state2;
151 else
152 begin
153 stateR <- state1;
154 end
155 end else begin //Checking Start bit
156 if (stateR==state2) begin
157 if (CounterR < CPB-1)
158 begin
159 CounterR <- CounterR + 1;
160 stateR <- state2;
161 end
162 else
163 begin
164 CounterR <- 0;
165 if (IndexStartBit < 7)
166 begin
167 if (r_Rx_Data==0) begin
168 IndexStartBit <- IndexStartBit +1;
169 end else begin
170 if (IndexStartBit<4) begin
171 IndexStartBit <- 0;
172 stateR <- state1;
173 r_Rx_Error <- 1;
174 end else begin
175 IndexStartBit <- IndexStartBit +1;
176 end
177 end
178 end
179 else
180 begin
181 stateR <- state1;
182 IndexStartBit <- 0;
183 end
184 end
185 end else begin
186 if (stateR==state3) begin
187 if (Flag==0) begin
188 if (CounterR == (CPB-1)/2)
189 begin
190 Flag <- 1;
191 CounterR <- 0;
192 r_Rx_Byte[IndexR] <- r_Rx_Data;
193 IndexR <- IndexR + 1;
194 end
195 else
196 else
197 begin
198 CounterR <- CounterR + 1;
199 stateR <- state3;
200 end
201 end else begin
202 if (CounterR < CPB-1)
203 begin
204 CounterR <- CounterR + 1;
205 stateR <- state3;
206 end
207 else
208 begin
209 CounterR <- 0;
210 r_Rx_Byte[IndexR] <- r_Rx_Data;
211 // Check if we have received all bits
212 if (IndexR < 7)
213 begin
214 IndexR <- IndexR + 1;
215 stateR <- state3;
216 end
217 else
218 begin
219 IndexR <- 0;
220 stateR <- state4;
221 end
222 end
223 end
224 end else begin
225 if (CounterR < CPB-1)
226 begin
227 CounterR <- CounterR + 1;
228 stateR <- state4;
229 end
230 else
231 begin
232 r_Rx_DV <- 1'b1;
233 CounterR <- 0;
234 stateR <- state1;
235 end
236 end
237 end
238 end
239 end
240 end
```

```
File Edit Selection View Go Debug Terminal Help • Project.v - Visual Studio Code
C:\Users\RAVAN SERVICE\Dropbox>My PC(GeCH)> Desktop> • Project.v
200 end else begin
201   if (CounterR < CPB-1)
202     begin
203       CounterR <- CounterR + 1;
204       stateR <- state3;
205     end
206   else
207     begin
208       CounterR <- 0;
209       r_Rx_Byte[IndexR] <- r_Rx_Data;
210
211       // Check if we have received all bits
212       if (IndexR < 7)
213         begin
214           IndexR <- IndexR + 1;
215           stateR <- state3;
216         end
217       else
218         begin
219           IndexR <- 0;
220           stateR <- state4;
221         end
222     end
223   end
224 end else begin
225   if (CounterR < CPB-1)
226     begin
227       CounterR <- CounterR + 1;
228       stateR <- state4;
229     end
230   else
231     begin
232       r_Rx_DV <- '1'b1;
233       CounterR <- 0;
234       stateR <- state1;
235     end
236   end
237 end
238 end
239 end
240 assign RdDone = r_Rx_DV;
241 assign RdError = r_Rx_Error;
242 assign RdDataOut = r_Rx_Byte;
243
244 endmodule
```


## Receiver State Diagram






# Test Bench

In our test bench at first we make the clock and after that we initialize i\_Data that we set it 00110011 and then we go at a loop to make i\_Data equal to 11111111 and then send it to our UART to make serialize it and in this process we check start bit for sending and sending data byte and finally check the stop bit for ending module. We put the test bench of our code blow and then we put the result of our simulation on this test bench:




```
1 module uart_tb ();
2
3
4 parameter c_CLOCK_PERIOD_NS = 100;
5 parameter c_BIT_PERIOD    = 104167;
6
7 reg Clock = 0;
8 reg r_Rx_Serial = 1;
9 reg [7:0] i_Data = 8'b00110011;
10 integer ii;
11
12 reg Reset=1;
13 reg BaudRate=0;
14 reg TxDataLoad=0;
15 wire TxDatOut;
16 wire [7:0] RxDatOut;
17 wire TxDone;
18 wire RxDone;
19 wire RxError;
20
21
22
23 UART_Project UART_INST
24 (.Reset(Reset),
25  .Clock(Clock),
26  .BaudRate(BaudRate),
27  .TxDataLoad(TxDataLoad),
28  .TxDataIn(i_Data),
29  .TxDataOut(TxDatOut),
30  .RxDatIn(r_Rx_Serial),
31  .RxDatOut(RxDatOut),
32  .TxDone(TxDone),
33  .RxDone(RxDone),
34  .RxError(RxError)
35 );
36
37 always begin
38   #(c_CLOCK_PERIOD_NS/2) Clock <= !Clock;
39 end
40
41 always
42 begin
43   if (i_Data != 8'b11111111) begin
44     #10000;
45     TxDataLoad=1;
46   #100;
47   TxDataLoad=0;
48   #10000;
49   // Send Start Bit
50   r_Rx_Serial <= 1'b0;
51   #(c_BIT_PERIOD);
52
53   // Send Data Byte
54   for (ii=0; ii<8; ii=ii+1)
55   begin
56     r_Rx_Serial <= i_Data[ii];
57     #(c_BIT_PERIOD);
58   end
59
60   // Send Stop Bit
61   r_Rx_Serial <= 1'b1;
62   i_Data = 8'b11111111;
63   #(c_BIT_PERIOD);
64 end
65 else
66 begin
67   #2000;
68 end
69 end
```



```
30 .RxDatIn(r_Rx_Serial),
31 .RxDatOut(RxDatOut),
32 .TxDone(TxDone),
33 .RxDone(RxDone),
34 .RxError(RxError)
35 );
36
37 always begin
38   #(c_CLOCK_PERIOD_NS/2) Clock <= !Clock;
39 end
40
41 always
42 begin
43   if (i_Data != 8'b11111111) begin
44     #10000;
45     TxDataLoad=1;
46     #100;
47     TxDataLoad=0;
48     #10000;
49     // Send Start Bit
50     r_Rx_Serial <= 1'b0;
51     #(c_BIT_PERIOD);
52
53     // Send Data Byte
54     for (ii=0; ii<8; ii=ii+1)
55     begin
56       r_Rx_Serial <= i_Data[ii];
57       #(c_BIT_PERIOD);
58     end
59
60     // Send Stop Bit
61     r_Rx_Serial <= 1'b1;
62     i_Data = 8'b11111111;
63     #(c_BIT_PERIOD);
64   end
65   else
66   begin
67     #2000;
68   end
69 end
70
71
72
73
74
75 endmodule
```

## Simulation Result

In our test we try to send number 33 to UART in some clocks and as we can see in blow we define the clock in test bench and then as we said we are trying to send 33 number and as we can see the number sent and received successfully and our module work as we want.



## References

- 1: [https://en.wikipedia.org/wiki/Universal\\_asynchronous\\_receiver-transmitter](https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter)
- 2: <https://www.setra.com/blog/what-is-baud-rate-and-what-cable-length-is-required-1>
- 3: <https://learn.sparkfun.com/tutorials/serial-communication/rules-of-serial>
- 4: <https://www.circuitbasics.com/basics-uart-communication/>
- 5: <https://www.analog.com/en/analog-dialogue/articles/uart-a-hardware-communication-protocol.html#>
- 6: <https://www.nandland.com/vhdl/modules/module-uart-serial-port-rs232.html>
- 7: <https://en.wikipedia.org/wiki/Baud>