In the name of God



Computer Architecture Project Report

Students:

Salar Ghoochi: 98110446

Amirali Mostaghis: 98102324

Ahmadreza Tavana: 98104852


Professor: Dr.Hajsadeghi

Abstract


In this project we design a universal asynchronous receiver-transmitter (UART) with Verilog. UART is a hardware communication protocol that uses asynchronous serial communication with configurable speed. UART has two parts, sender part and receiver part. In this report we explain our code and modules generally and put block diagram and state diagram and also the results of our simulation.

Transmitter Part

In this part at first we define states and then in state1 we wait for start and also define TxDate for defining the series of data and then TxData for activation. This part has a clock that we named it TxClock that works with frequency of Baud Rate. The baud rate is the rate at which information is transferred in a communication channel. Baud rate is commonly used when discussing electronics that use serial communication. In the serial port context, "9600 baud" means that the serial port is capable of transferring a maximum of 9600 bits per second. Then we compare states with the general state and then base on the result we initialize TxDataOut and TxDone and repeat this process in posedge clock. That was a general explanation of our code and we put the main code blow to see the details of code:




Transmitter State Diagram





Receiver Part

In this part at first we define stateR and RxDataIn for receiving data and RxDataOut for sending and RxError for the error part and contain the noise that defined in project document. And also we define the clock like the sender part that is equal to Baud Rate. In this part, as the previous part, we compare the states and then we check our counter and then shift it and also check the Rxdata and start bit and shift start bit if RxData is equal to 0 and then we check if start bit is less than 4 we make it 0 and then we put RxError equal to 1 and then change the state and do this process for other states and repeat this process in posedge of clock and finally we clarify RxDone and RxError and RxDataOut at the end of code. With completing the receiver part, our UART is ready and we can use it to sending data in a frame that we put in blow. Also we put the main code of receiver part to see the details of the code:




```
| No. | No.
```





Receiver State Diagram

RX_DataIn=1 Not recieving at least five one as start bit



Test Bench


In our test bench at first we make the clock and after that we initialize i_Data that we set it 00110011and then we go at a loop to make i_Data equal to 11111111 and then send it to our UART to make serialize it and in this process we check start bit for sending and sending data byte and finally check the stop bit for ending module. We put the test bench of our code blow and then we put the result of our simulation on this test bench:

```
| Process | Filts | Section | New Co. Debug | Termonal | New | Section | Sec
```

```
### Figure | Figure |
```

Simulation Result

In our test we try to send number 33 to UART in some clocks and as we can see in blow we define the clock in test bench and then as we said we are trying to send 33 number and as we can see the number sent and received successfully and our module work as we want.



References

- 1: https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter
- 2: https://www.setra.com/blog/what-is-baud-rate-and-what-cable-length-is-required-1
- 3: https://learn.sparkfun.com/tutorials/serial-communication/rules-of-serial
- 4: https://www.circuitbasics.com/basics-uart-communication/
- 5: https://www.analog.com/en/analog-dialogue/articles/uart-a-hardware-communication-protocol.html#
- 6: https://www.nandland.com/vhdl/modules/module-uart-serial-port-rs232.html
- 7: https://en.wikipedia.org/wiki/Baud