

1. Description

1.1. Project

Project Name	mainbord
Board Name	custom
Generated with:	STM32CubeMX 6.0.0
Date	12/07/2020


1.2. MCU

MCU Series	STM32G4
MCU Line	STM32G4x1
MCU name	STM32G431KBTx
MCU Package	LQFP32
MCU Pin number	32

1.3. Core(s) information

Core(s)	ARM Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP32	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VDD	Power		
3	PF1-OSC_OUT *	I/O	GPIO_Output	
5	PA0	I/O	TIM2_CH1	
6	PA1	I/O	TIM2_CH2	
7	PA2	I/O	TIM2_CH3	
8	PA3	I/O	TIM2_CH4	
11	PA6	I/O	TIM16_CH1	
12	PA7	I/O	TIM17_CH1	
14	VSSA	Power		
15	VDDA	Power		
16	VSS	Power		
17	VDD	Power		
18	PA8	I/O	TIM1_CH1	
19	PA9	I/O	TIM1_CH2	
21	PA11	I/O	USB_DM	
22	PA12	I/O	USB_DP	
23	PA13	I/O	SYS_JTMS-SWDIO	
24	PA14	I/O	SYS_JTCK-SWCLK	
25	PA15	I/O	TIM8_CH1	
27	PB4	I/O	TIM3_CH1	
28	PB5	I/O	TIM3_CH2	
29	PB6	I/O	TIM4_CH1	
30	PB7	I/O	TIM4_CH2	
32	VSS	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



Page 4

5. Software Project

5.1. Project Settings

Name	Value
Project Name	mainbord
Project Folder	C:\Users\Dell\STM32CubeIDE\workspace_1.4.0\mainbord
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_G4 V1.3.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_TIM2_Init	TIM2
4	MX_TIM3_Init	TIM3
5	MX_TIM4_Init	TIM4
6	MX_TIM7_Init	TIM7
7	MX_TIM8_Init	TIM8
8	MX_TIM1_Init	TIM1
9	MX_TIM16_Init	TIM16
10	MX_TIM17_Init	TIM17
11	MX_USB_Device_Init	USB_DEVICE

Rank	Function Name	IP Instance Name
12	MX_TIM6_Init	TIM6

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32G4
Line	STM32G4x1
MCU	STM32G431KBTx
Datasheet	DS12589_Rev0

6.2. Parameter Selection

Temperature	25
Vdd	3.0

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP1
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-Boost	NoRange
Fetch Type	FLASH/ART	NA
CPU Frequency	170 MHz	0 Hz
Clock Configuration	HSE BYP PLL	ALL CLOCKS OFF
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	25.5 mA	59 µA
Duration	0.1 ms	0.9 ms
DMIPS	213.0	0.0
Ta Max	124.19	129.99
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	2.6 mA
Battery Life	1 month, 23 days,	Average DMIPS	212.5 DMIPS
	22 hours		

6.6. Chart



7. IPs and Middleware Configuration

7.1. **GPIO**

7.2. RCC

7.2.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Disabled
Data Cache Enabled

Flash Latency(WS) 4 WS (5 CPU cycle)

RCC Parameters:

HSI Calibration Value (64
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale 1 boost

Peripherals Clock Configuration:

Generate the peripherals clock configuration TRUE

7.3. SYS

Debug: Serial Wire

Timebase Source: SysTick

mode: save power of non-active UCPD - deactive Dead Battery pull-up

7.4. TIM1

Combined Channels: Encoder Mode

7.4.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload	Disable		
Trigger Output (TRGO) Parameters:			
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)		
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)		
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)		
Pulse On Compare (Common for Channe	el 3 and 4):		
Pulse Width Prescaler	0		
Pulse Width	0		
Encoder:			
Encoder Mode	Encoder Mode TI1 and TI2 *		
Slave Mode Preload Activation	Disable		
Parameters for Channel 1			
Polarity	Rising Edge		
IC Selection	Direct		
Prescaler Division Ratio	No division		
Input Filter	0		
Parameters for Channel 2			
Polarity	Rising Edge		
IC Selection	Direct		
Prescaler Division Ratio	No division		
Input Filter	0		
7.5. TIM2			
Channel1: PWM Generation CH1			
Channel2: PWM Generation CH2			
Channel3: PWM Generation CH3			
Channel4: PWM Generation CH4			
7.5.1. Parameter Settings:			
7.3.1. Farameter Settings.			
Counter Settings:			
Prescaler (PSC - 16 bits value)	0		
Counter Mode	Up		
Dithering	Disable		
Counter Period (AutoReload Register - 32 bits value)	65535 *		
Internal Clock Division (CKD)	No Division		
auto-reload preload	Disable		
Trigger Output (TRGO) Parameters:			

Master/Slave Mode (MSM bit)

Trigger Event Selection TRGO

Disable (Trigger input effect not delayed)

Reset (UG bit from TIMx_EGR)

Clear Input:

Clear Input Source Disable

Pulse On Compare (Common for Channel 3 and 4):

Pulse Width Prescaler 0
Pulse Width 0

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1

Pulse (32 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.6. TIM3

Combined Channels: Encoder Mode

7.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value) 65535

Internal Clock Division (CKD) No Division auto-reload preload Disable **Trigger Output (TRGO) Parameters:** Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed) Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR) Pulse On Compare (Common for Channel 3 and 4): Pulse Width Prescaler Pulse Width 0 **Encoder:** Encoder Mode **Encoder Mode TI1 and TI2*** Slave Mode Preload Activation Disable Parameters for Channel 1 ____ Polarity Rising Edge Direct IC Selection Prescaler Division Ratio No division Input Filter 0 Parameters for Channel 2 ____ Polarity Rising Edge IC Selection Direct Prescaler Division Ratio No division Input Filter 0 7.7. TIM4 **Combined Channels: Encoder Mode** 7.7.1. Parameter Settings: **Counter Settings:** Prescaler (PSC - 16 bits value) 0 Counter Mode Up Dithering Disable Counter Period (AutoReload Register - 16 bits value) 65535 No Division Internal Clock Division (CKD) Disable auto-reload preload **Trigger Output (TRGO) Parameters:** Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed) Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR) Pulse On Compare (Common for Channel 3 and 4): Pulse Width Prescaler 0 Pulse Width 0

Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Slave Mode Preload Activation	Disable
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
7.8. TIM6	
mode: Activated	
7.8.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	24 *
Counter Mode	Up
Dithering	Disable
Counter Period (AutoReload Register - 16 bits value)	63999 *
auto-reload preload	Disable
	Disable
Trigger Output (TRGO) Parameters:	5 (410.144 744 700)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
7.9. TIM7	
mode: Activated	
7.9.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up

Disable

Disable

Counter Period (AutoReload Register - 16 bits value) 65535

auto-reload preload

Trigger Output (TRGO) Parameters:

Trigger Event Selection Reset (UG bit from TIMx_EGR)

7.10. TIM8

Channel1: PWM Generation CH1

7.10.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0
auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

Digital Input
COMP1
Disable
COMP2
Disable
COMP3
Disable
COMP4
Disable

Break And Dead Time management - BRK2 Configuration:

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

BRK2 Sources Configuration

- Digital Input
- COMP1
- COMP2
- COMP3
- COMP4
Disable
Disable
Disable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

Clear Input:

Clear Input Source Disable

Pulse On Compare (Common for Channel 3 and 4):

Pulse Width Prescaler 0
Pulse Width 0

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

7.11. TIM16

mode: Activated

Channel1: PWM Generation CH1

7.11.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

Digital Input
COMP1
Disable
COMP2
Disable
COMP3
Disable
COMP4
Disable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

7.12. TIM17

mode: Activated

Channel1: PWM Generation CH1

7.12.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division
Repetition Counter (RCR - 8 bits value) 0

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

Digital Input
COMP1
Disable
COMP2
Disable
COMP3
Disable
COMP4
Disable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.13. USB

CH Idle State

mode: Device (FS)

7.13.1. Parameter Settings:

Basic Parameters:

Speed Full Speed 12MBit/s

Physical interface Internal Phy
Sof Enable Disabled

Power Parameters:

Low PowerDisabledLink Power ManagementDisabledBattery ChargingDisabled

7.14. USB DEVICE

Class For FS IP: Communication Device Class (Virtual Port Com)

Reset

7.14.1. Parameter Settings:

Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)

1
USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)

1
USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)

512
USBD_SELF_POWERED (Enabled self power)

Enabled

USBD_DEBUG_LEVEL (USBD Debug Level) 0: No debug message

USBD_LPM_ENABLED (Link Power Management) 1: Link Power Management supported

Class Parameters:

USB CDC Rx Buffer Size 1000
USB CDC Tx Buffer Size 1000

7.14.2. Device Descriptor:

Device Descriptor:

VID (Vendor IDentifier) 1155

LANGID_STRING (Language Identifier) English (United States)

MANUFACTURER_STRING (Manufacturer Identifier) STMicroelectronics

Device Descriptor FS:

PID (Product IDentifier) 22336

PRODUCT_STRING (Product Identifier) STM32 Virtual ComPort

CONFIGURATION_STRING (Configuration Identifier)

INTERFACE_STRING (Interface Identifier)

CDC Interface

CDC Interface

^{*} User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA0	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB4	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PB6	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB7	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PA15	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM16	PA6	TIM16_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM17	PA7	TIM17_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USB	PA11	USB_DM	n/a	n/a	n/a	
	PA12	USB_DP	n/a	n/a	n/a	
GPIO	PF1- OSC_OUT	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

8.2. DMA configuration

nothing configured in DMA service

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true 0		0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Prefetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
USB low priority interrupt remap	true	0	0	
TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts	true	0	0	
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/38/39/40/41		unused		
Flash global interrupt	unused			
RCC global interrupt	unused			
USB high priority interrupt remap	unused			
TIM1 break interrupt and TIM15 global interrupt		unused		
TIM1 update interrupt and TIM16 global interrupt		unused		
TIM1 trigger and commutation interrupts and TIM17 global interrupt		unused		
TIM1 capture compare interrupt		unused		
TIM2 global interrupt	unused			
TIM3 global interrupt	unused			
TIM4 global interrupt	unused			
TIM8 break interrupt	unused			
TIM8 update interrupt	unused			
TIM8 trigger and commutation interrupts	unused			
TIM8 capture compare interrupt	unused			
TIM7 global interrupt	unused			
FPU global interrupt		unused		

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Memory management fault	true	true	false
Prefetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	true	false
Debug monitor	true	true	false
Pendable request for system service	true	true	false
System tick timer	true	true	true
USB low priority interrupt remap	true	true	true
TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts	true	true	true

^{*} User modified value

9. System Views

9.1. Category view

9.1.1. Current



10. Software Pack Report

10.1. Software Pack selected

Vendor	Name	Version	Component
STMicroelectronic	USB_DEVICE	3.0.0	Class : USB
s			Group : USB
			Device
			SubGroup : CDC
			FS
			Version: 3.0

11. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00507199.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00355726.pdf

manual

Programming http://www.st.com/resource/en/programming_manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00502298.pdf

Application note http://www.st.com/resource/en/application_note/CD00160362.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00074240.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00083249.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00151811.pdf

Application note http://www.st.com/resource/en/application_note/DM00257177.pdf

Application note http://www.st.com/resource/en/application_note/DM00272912.pdf

Application note http://www.st.com/resource/en/application_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application_note/DM00355687.pdf

Application note http://www.st.com/resource/en/application_note/DM00311483.pdf

Application note http://www.st.com/resource/en/application_note/DM00380469.pdf

Application note http://www.st.com/resource/en/application_note/DM00395696.pdf

Application note http://www.st.com/resource/en/application_note/DM00493651.pdf

Application note http://www.st.com/resource/en/application_note/DM00535045.pdf

Application note	http://www.st.com/resource/en/application_note/DM00536349.pdf
Application note	http://www.st.com/resource/en/application_note/DM00605707.pdf
Application note	http://www.st.com/resource/en/application_note/DM00607955.pdf
Application note	http://www.st.com/resource/en/application_note/DM00610467.pdf
Application note	http://www.st.com/resource/en/application_note/DM00625282.pdf
Application note	http://www.st.com/resource/en/application_note/DM00442716.pdf
Application note	http://www.st.com/resource/en/application_note/DM00625700.pdf
Application note	http://www.st.com/resource/en/application_note/DM00442720.pdf