Physical Memory 101 cache
· SRAM - STANCE RAM & CMOS · ORAM - dynamic RAMC apricitor 1> lowest column has 1 Lit => 2kb per row US row needs to be charged and column reeds to be charget us pick a particular byte · balanced · latency => bound by charging rows

(5 not applied by Moore's Law