

# CPE480 Assignment #3

Tyler Burkett  
tbbu225@uky.edu  
University of Kentucky  
Lexington, Kentucky

Jarren Tay  
jarrentay@uky.edu  
University of Kentucky  
Lexington, Kentucky

Evan Jones  
sejo238@uky.edu  
University of Kentucky  
Lexington, Kentucky

## ABSTRACT

This project is TACKY, a twin accumulator processor that interprets 16 bit instruction words with up to 2 instructions per instruction word. TACKY is pipelined into 5 stages, so it can process up to two instructions per clock cycle. For the sake of simplicity, this hardware handles dependencies

## CCS CONCEPTS

• **Computer systems organization** → **Pipeline computing**; *Very long instruction word*; Reduced instruction set computing.

## KEYWORDS

Pipeline, VLIW, RISC Instruction Set, TACKY, accumulator-based architecture

### ACM Reference Format:

Tyler Burkett, Jarren Tay, and Evan Jones. 2019. CPE480 Assignment #3. In *ACM*, New York, NY, USA, 2 pages. <https://doi.org/N.A>

## 1 GENERAL APPROACH

TACKY uses what is called a Very Long Instruction Word (VLIW) that can have one or two instructions in the word. These VLIWs are only 16 bits, so for words that have two instructions, 8 bits are used to define each instruction. 5 bits indicate the operation to perform. 3 bits indicate one of the registers to use. The position of the instruction (whether it appears first or second in the word) determines the second implicit register that is used.

TACKY will also be able to process both integer and floating point 16-bit instructions. To allow for int and float differentiation, our registers are tagged: 0 for integer and 1 for floating point. This means that each register is actually 17 bits. Because our VLIW is only 16 bits, we can only interpret 8-bit constants. To work up to 16 bits, we have an instruction called `load` that is used to load the first half of a 16-bit constant in. This value is then prepended to the immediates of other instructions that take 8 bits.

To process our instructions, we implemented a five-stage pipeline. The stages are as follows: Instruction Fetch, Register Read, ALU/MEM, ALU 2, Register Writeback. In between each stage, we have a register that takes the output of one stage and temporarily stores it for the next stage.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [permissions@acm.org](mailto:permissions@acm.org).

N.A., N.A.

© 2019 Copyright held by the owner/author(s). Publication rights licensed to ACM.  
ACM ISBN N.A....\$0.00  
<https://doi.org/N.A>

### 1.1 Stage 0: Instruction Fetch

In our Instruction Fetch stage, we fetch the instruction from memory, decide whether we need to stall our pipeline, and detect and initiate the halting procedure.

### 1.2 Stage 1: Register Read

In our Register Read stage, we check the instructions being used in the operations we need to perform and fetch the values of the appropriate registers. In addition, we also perform the pre operation.

### 1.3 Stage 2: ALU / Data Memory

In our ALU/MEM stage, we begin performing the memory and arithmetic instructions we've been provided using the register values we received from the Register Read stage. Most instructions will finish in this stage, with the exceptions of load float, load int, and floating-point divide. Load float and load int will read the 16-bit value from memory. Floating point divide will read from the reciprocal lookup table.

### 1.4 Stage 3: ALU2

In our ALU 2 stage, we finish up the operations that we didn't finish in the previous stage. For load float, we prepend a 1 to the value we read to signify that it is a float. For load int, we prepend a 0 instead. For floating point divide, we multiply the value from the lookup table by the accumulator.

### 1.5 Stage 1: Write Back

In our Writeback stage, we modify our pc (change if jump, don't change if stalling, increment if otherwise). We write any registers that were modified to our register file.

### 1.6 Dependencies and Jump Handling

Because our processor is pipelined, the effects of a previous instruction may not have taken effect when we begin processing the next one. For example, if two sequential instructions both read and modify the same register, the second instruction would read the old register value before the first instruction would update it. To solve this issue, we need to stall stages of our pipeline.

To check whether we need to stall, we first look at the instruction we are about to process, and we determine which registers are being read for this type of instruction. Then, we look at the instructions being processed at the next three stages in order. If those instructions are modifying a register that we need to read, we'll need to stall. To stall, we output nops for the next X clock cycles and freeze the pc. X is dependent on how which stage we caught the dependency. 3 for Reg Read stage, 2 for ALU/MEM stage, and 1 for Writeback stage. Because we freeze the pc for this time, we will execute the correct instruction after getting through the

N.A, N.A.

Burkett, Jones, Tay

nops. In addition to register dependencies, we also stall if we detect a jump instruction. For jumps, we stall until the instruction gets to the Writeback stage, so that if we need to jump, it will modify the pc.

## **2 TESTING**

No testing was done because there was nothing to test.

## **3 ISSUES**

There were no issues because there was nothing to have an issue with.