```
Oct 24 2012 14:37
                                tec cpu.vhd
                                                                 Page 1
-- TeC7 VHDI Source Code
    Tokuvama kousen Educational Computer Ver.7
-- Copyright (C) 2002-2011 by
                    Dept. of Computer Science and Electronic Engineering,
                    Tokuyama College of Technology, JAPAN
   上記著作権者は、Free Software Foundation によって公開されている GNU 一般公
-- 衆利用許諾契約書バージョン2に記述されている条件を満たす場合に限り、本ソース
-- コード(本ソースコードを改変したものを含む. 以下同様)を使用・複製・改変・再配
-- 布することを無償で許諾する.
   本ソースコードは*全くの無保証*で提供されるものである。上記著作権者および
-- 関連機関・個人は本ソースコードに関して、その適用可能性も含めて、いかなる保証
-- も行わない。また、本ソースコードの利用により直接的または間接的に生じたいかな
-- る損害に関しても、その責任を負わない
-- TeC CPU VHDI Source Code
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_unsigned.all;
library work;
entity TEC CPU is
 port ( P CLK : in std logic;
                                                 -- Clock
       P RESET : in std logic;
                                                 -- Reset
       P ADDR : out std logic vector(7 downto 0);
                                                -- ADDRESS BUS
        P DIN : in std logic vector(7 downto 0);
                                                -- DATA BUS
        P_DOUT : out std_logic_vector(7 downto 0);
                                                -- DATA BUS
        P_LI : out std_logic;
                                                 -- Instruction Fetch
        P HL
             : out std logic;
                                                -- Halt Request
       P ER : out std logic;
                                                -- Decode Error
        P RW : out std logic;
                                                -- Read/Write
        P MR : out std logic;
                                                 -- Memory Request
        P IR : out std logic;
                                                 -- I/O Request
        P INTR : in std logic;
                                                 -- Interrupt
       P STOP : in std logic;
                                                 -- Stop
       P WRITE : in std logic;
                                                 -- Panel Write
       P_SEL : in std_logic_vector(2 downto 0);
                                                -- Panel RotarySW Pos
        P PND : in std logic vector(7 downto 0);
                                                -- Panel Data
              : out std logic;
                                                 -- Carry Flag
        PС
              : out std logic;
                                                -- Sign
       P S
                                                          Flag
                                                 -- Zero Flag
        P 7 : out std logic;
        P GOD : out std logic vector(7 downto 0);
                                                -- G0 out
        P G1D : out std logic vector(7 downto 0);
                                                 -- G1 out
        P G2D : out std logic vector(7 downto 0);
                                                 -- G2 out
        P SPD : out std logic vector(7 downto 0);
                                                 -- SP out
        P PCD : out std logic vector(7 downto 0);
                                                -- PC out
       P_MODE : in std_logic
                                                 -- DEMO MODE
       );
end TEC CPU;
architecture RTL of TEC_CPU is
constant ALU_ZERO : std_logic_vector(3 downto 0) := "0000";
constant ALU_A : std_logic_vector(3 downto 0) := "0001";
constant ALU_B : std_logic_vector(3 downto 0) := "0010";
constant ALU ADD : std logic vector(3 downto 0) := "0011";
constant ALU_SUB : std_logic_vector(3 downto 0) := "0100";
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                       Page 2
constant ALU AND : std logic vector(3 downto 0) := "0101";
constant ALU OR : std logic vector(3 downto 0) := "0110";
constant ALU XOR : std logic vector(3 downto 0) := "0111";
constant ALU INC : std logic vector(3 downto 0) := "1000";
constant ALU DEC : std logic vector(3 downto 0) := "1001";
constant ALU ADC : std logic vector(3 downto 0) := "1010";
constant ALU OUTF : std logic vector(3 downto 0) := "1011";
constant ALU INF : std logic vector(3 downto 0) := "1100";
constant ALU SFT : std logic vector(3 downto 0) := "1101";
-- レジスタの指定
constant REG SP : std logic vector(1 downto 0) := "00";
constant REG PC : std logic vector(1 downto 0) := "01";
constant REG Rd : std logic vector(1 downto 0) := "10";
constant REG_Rx : std_logic_vector(1 downto 0) := "11";
-- ジャンプの条件
constant JMP NO : std_logic_vector(2 downto 0) := "000";
constant JMP_ALL : std_logic_vector(2 downto 0) := "001";
constant JMP OP : std logic vector(2 downto 0) := "010";
constant JMP INT : std logic vector(2 downto 0) := "011";
constant JMP_STP : std_logic_vector(2 downto 0) := "100";
constant JMP JP : std logic vector(2 downto 0) := "101";
constant JMP NJP : std logic vector(2 downto 0) := "110";
constant JMP_DI : std_logic_vector(2 downto 0) := "111";
-- レジスタファイル
signal I_G0 : std_logic_vector(7 downto 0); -- G0
signal I G1 : std logic vector(7 downto 0); -- G1
signal I G2 : std logic vector(7 downto 0); -- G2
signal I_SP : std_logic_vector(7 downto 0); -- SP
signal I PC : std logic vector(7 downto 0); -- PC
signal I_WRA : std_logic_vector(2 downto 0); -- Write Address
signal I RRA : std logic vector(2 downto 0); -- Read Address
signal I WRD : std logic vector(7 downto 0); -- Write Data
signal I_RRD : std_logic_vector(7 downto 0); -- Read Data
-- レジスタ
signal I_DR : std_logic_vector(7 downto 0); -- DR
signal I_OPR : std_logic_vector(7 downto 0); -- OPR
signal I_AR : std_logic_vector(7 downto 0); -- AR
signal I MPC : std logic vector(7 downto 0); -- MPC
signal I OP : std logic vector(3 downto 0); -- IR O OP
signal I_RD : std_logic_vector(1 downto 0); -- IR O Rd
signal I RX : std logic vector(1 downto 0); -- IR O Rx
-- フラグ
signal I C : std logic;
                                           -- Carry
signal I S : std logic;
                                           -- Sign
signal I Z : std logic;
                                           -- Zero
                                           -- Enable Interrupt
signal I EI : std logic;
-- 内部配線
signal I ALUT: std logic vector(8 downto 0); -- ALU の内部で使用
signal I_ALU: std_logic_vector(7 downto 0); -- ALU の出力
signal I_AC : std_logic;
                                           -- ALU の Carry 出力
                                           -- ALU の Zero 出力
signal I_AZ : std_logic;
                                           -- ALU の Sign 出力
signal I_AS : std_logic;
                                           -- 機械語のジャンプ条件が成立
signal I_JMP : std_logic;
                                           -- MPC の値を変化
signal I_MPCLD : std_logic;
                                           -- MPC の入力選択
signal I MPCAB : std logic;
-- デコードROMの入出力
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                        Page 3
signal I DADDR : std logic vector(7 downto 0);
signal I DCODE : std logic vector(7 downto 0);
-- マイクロコードROMの出力
signal I MCODE : std logic vector(31 downto 0);
-- マイクロコード
signal M_ALU : std_logic_vector(3 downto 0);
signal M RR : std logic vector(1 downto 0);
signal M_WR : std_logic_vector(1 downto 0);
signal M LR : std logic;
signal M LF : std logic;
signal M_LA : std_logic;
signal M LO : std logic;
signal M_LD : std_logic;
signal M_LI : std_logic;
signal M HL : std logic;
signal M_ER : std_logic;
signal M_STI : std_logic;
signal M_CLI : std_logic;
signal M RW : std logic;
signal M_MR : std_logic;
signal M IR : std logic;
signal M JP : std logic vector(2 downto 0);
signal M_JA : std_logic_vector(7 downto 0);
component TEC MROM
 port (
   P CLK : in std logic;
   P RESET : in std logic;
   P_ADDR : in std_logic_vector(7 downto 0);
   P_DOUT : out std_logic_vector(31 downto 0)
end component;
component TEC DROM
 port (
   P_CLK : in std_logic;
   P_RESET : in std_logic;
   P_ADDR : in std_logic_vector(7 downto 0);
   P_DOUT : out std_logic_vector(7 downto 0)
end component;
 -- マイクロコードROM
 mrom0: TEC MROM
    port map (P CLK => P CLK,
              P_RESET => P_RESET,
                                      P ADDR => I MPC.
              P DOUT => I MCODE);
  -- デコードROM
 drom0: TEC DROM
    port map (P_CLK => P_CLK,
              P_RESET => P_RESET,
              P_ADDR => I_DADDR,
              P DOUT => I DCODE);
 -- マイクロコード入力
 M ALU <= I MCODE(31 downto 28);
 M_RR <= I_MCODE(27 downto 26);</pre>
 M_WR <= I_MCODE(25 downto 24);</pre>
 M_LR <= I_MCODE(23);</pre>
 M LF <= I MCODE(22);
 M_LA <= I_MCODE(21);</pre>
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                          Page 4
 M LO <= I MCODE(20);
 M I<sub>1</sub>D <= T MCODE(19);
 M LI <= I MCODE(18);
 M HL <= I MCODE(17);</pre>
 M ER <= I MCODE(16);
 M STI <= I MCODE(15);
 M CLI <= I MCODE(14);
 M RW <= T MCODE(13);
 M MR <= I MCODE(12);
 M IR <= I MCODE(11);</pre>
 M JP <= I MCODE(10 downto 8);
 M JA <= I MCODE(7 downto 0);
 -- コントロールバス出力
 P_LI <= M_LI;
 P_HL <= M_HL;
 P ER <= M ER;
 P_RW <= M_RW;
 P_MR <= M_MR;
 P IR <= M IR;
 -- データバス出力
 P DOUT <= T OPR;
 -- パネルのLEDへの出力
 P C <= T C;
 P S <= I S;
 P_Z <= I_Z;
 -- パネル用にレジスタを出力
 P G0D <= I G0;
 P G1D <= I G1;
 P G2D <= I G2;
 P_SPD <= I_SP;
 P PCD <= I PC;
 -- IR の制御
 process(P_CLK, P_RESET)
 begin
   if (P_RESET='0') then
     I OP <= "0000";
     I RD <= "00";
     I RX <= "00";
   elsif (P_CLK' event and P_CLK='1') then
     if (M_LI='1') then
       I_OP <= P_DIN(7 downto 4);</pre>
       I RD <= P DIN(3 downto 2);
       I RX <= P DIN(1 downto 0);</pre>
     end if;
   end if;
 end process;
 -- DR の制御
 process(P_CLK, P_RESET)
 begin
   if (P_RESET='0') then
     I_DR <= "00000000";
   elsif (P_CLK' event and P_CLK='1') then
     if (M_LD='1') then
       I_DR <= P_DIN;
     end if;
   end if;
 end process;
 -- OPR の制御
 process(P_CLK, P_RESET)
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                           Page 5
 begin
   if (P RESET='0') then
    I OPR <= "00000000";
   elsif (P_CLK' event and P_CLK='1') then
     if (M LO='1') then
      I OPR <= I ALU;
     end if:
   end if;
 end process;
 -- AR の制御
 P ADDR <= I AR;
 process(P_CLK, P_RESET)
 begin
   if (P_RESET='0') then
     I_AR <= "00000000";
   elsif (P CLK' event and P CLK='1') then
     if (M_LA='1') then
      I_AR <= I_ALU;
     end if;
   end if;
 end process;
 -- FLAG の制御
 process(P_CLK, P_RESET)
 begin
   if (P RESET='0') then
     I_C <= '0';
     I Z <= '0';
     I S <= '0';
   elsif (P_CLK' event and P_CLK='1') then
     if (M LF='1') then
       I C <= I AC;
       I_Z <= I_AZ;
       I S <= I AS;
     end if;
   end if;
 end process;
 -- 割り込みの制御
 process(P_CLK, P_RESET)
 begin
   if (P_RESET='0') then
    I EI <= '0';
   elsif (P_CLK' event and P_CLK='1') then
     if (M_STI='1') then
       I EI <= '1';
     elsif (M_CLI='1') then
       I_EI <= '0';
     elsif (M ALU = ALU INF) then
       I EI <= I DR(7);
     end if;
   end if;
 end process;
 -- MPC の制御
 I_DADDR <= (I_OP & I_RD & I_RX);</pre>
 process(I_RD, I_C, I_Z, I_S)
 begin
   case I_RD is
     when "00" => I JMP <= '1';
     when "01" \Rightarrow I_JMP \Leftarrow I_Z;
     when "10" \Rightarrow I_JMP \Leftarrow I_C;
     when others => I_JMP <= I_S;
   end case;
 end process;
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                          Page 6
 process(M_JP, I_RX, I_JMP, P_INTR, P_STOP, I_EI)
 begin
   case M JP is
     when JMP NO => I MPCLD <= '0';
                                              -- No
                     I MPCAB <= 'X';
                                              -- JMP
     when JMP ALL => I MPCLD <= '1';
                     T MPCAB <= '0';
     when JMP OP => I MPCLD <= '1';
                                              -- JOP
                     I MPCAB <= '1';
     when JMP INT => I MPCLD <= (P STOP or (P INTR and I EI)); -- Jcc(INT)
                     I MPCAB <= '0';
     when JMP_STP => I_MPCLD <= P_STOP;
                                              -- Jcc(STP)
                     I MPCAB <= '0';
     when JMP_JP => I_MPCLD <= I_JMP;
                                              -- Jcc(JP) Jmp==1
                     I_MPCAB <= '0';
     when JMP NJP => I MPCLD <= not I JMP;
                                              -- Jcc(NJ) Jmp==0
                     I_MPCAB <= '0';
     when others => if (I_RX="00") then
                                              -- Jcc(DI) Rx==0
                      T MPCLD \leq 1'1';
                      I MPCAB <= '0';
                     else
                       T MPCLD <='0';
                       I MPCAB <= 'X';
                     end if:
   end case;
 end process;
 process(P CLK, P RESET)
 begin
   if (P RESET='0') then
     I MPC <= "00000000";
   elsif (P CLK' event and P CLK='1') then
     if (I_MPCLD='1') then
       if (I MPCAB='0') then
         I MPC <= M JA;
       else
         I MPC <= I DCODE;
       end if;
     else
       I_MPC <= I_MPC + 1;
     end if;
   end if;
 end process;
 -- レジスタファイルの制御
 -- 書き込みレジスタの決定
 process(M_WR, M_LR, P_WRITE, I_RD, I_RX, P_SEL)
 begin
   if (M LR='1') then
     case M WR is
       when REG_SP \Rightarrow I_WRA \Leftarrow "011";
       when REG PC => I WRA <= "100";
       when REG RD => I WRA <= '0' & I RD;
       when others => I_WRA <= '0' & I_RX;
     end case;
   elsif (P_WRITE='1') then
     I WRA <= P SEL;
                                            -- 書き込まない
     I_WRA <= "111";
   end if;
 end process;
 -- 書き込みデータ
 process(M_LR, I_ALU, P_PND)
 begin
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                          Page 7
   if (M LR='1') then
    I WRD <= I ALU;
   else
     I WRD <= P PND;
   end if;
 end process;
 -- 書き込み制御
 process(P CLK, P RESET, P MODE)
   if (P CLK' event and P CLK='1') then
                                       -- 非同期RESETではI_PC[7]がNG
     if (P RESET='0') then
       I GO <= "00000000";
       T G1 <= "00000000";
       I_G2 <= "00000000";
       I_SP <= "00000000";
       I_PC <= P_MODE & "0000000";
                                    -- DEMO MODE(2010.05.28)
     elsif (I_WRA="000") then I_G0 <= I_WRD;
     elsif (I_WRA="001") then I_G1 <= I_WRD;
     elsif (I WRA="010") then I G2 <= I WRD;
     elsif (I WRA="011") then I SP <= I WRD;
     elsif (I_WRA="100") then I_PC <= I_WRD;
     end if;
   end if;
 end process;
 -- 読みだしレジスタ番号
 process(M_RR, I_RD, I_RX)
 begin
   case M RR is
     when REG_SP => I_RRA <= "011";
     when REG PC => I RRA <= "100";
     when REG RD => I RRA <= '0' & I RD;
     when others => I_RRA <= '0' & I_RX;
   end case;
 end process;
 -- 読みだし制御
 process(I_G0, I_G1, I_G2, I_SP, I_PC, I_RRA)
 begin
   case I RRA is
     when "000" => I_RRD <= I_G0;
     when "001" => I_RRD <= I_G1;
     when "010" => I RRD <= I G2;
     when "011" => I_RRD <= I_SP;
     when others => I_RRD <= I_PC;
   end case;
 end process;
 -- ALU の制御
 I_ALU <= I_ALUT(7 downto 0);</pre>
 process(I RRD, I DR, M ALU, I EI, I C, I S, I Z, I RX)
   case M ALU is
     when ALU_ZERO => I_ALUT <= "000000000";
                                                              -- Zero
     when ALU_A => I_ALUT <= ('0' & I_RRD);
                                                              -- A
     when ALU B \Rightarrow I ALUT \Leftarrow ('0' & I DR);
                                                              -- B
     when ALU_ADD => I_ALUT <= ('0' & I_RRD) + I_DR;
                                                              -- ADD
     when ALU_SUB => I_ALUT <= ('0' & I_RRD) - I_DR;
                                                              -- SUB
     when ALU_AND => I_ALUT <= '0' & (I_RRD and I_DR);
                                                              -- AND
     when ALU_OR => I_ALUT <= '0' & (I_RRD or I_DR);
                                                              -- OR
     when ALU_XOR => I_ALUT <= '0' & (I_RRD xor I_DR);
                                                              -- XOR
     when ALU_INC => I_ALUT <= ('0' & I_RRD) + 1;
                                                              -- TNC
     when ALU DEC \Rightarrow I ALUT \Leftarrow ('0' & I RRD) - 1;
                                                              -- DEC
     --when ALU_ADC => I_ALUT <= ('0' & I_RRD) + I_DR + I_C; -- ADC
```

```
tec cpu.vhd
Oct 24 2012 14:37
                                                                           Page 8
      when ALU OUTF => I ALUT <= ('0' & I EI & "0000" & I C & I S & I Z);
     when ALU SFT =>
       if (I RX="10") then
          I ALUT(6 downto 0) <= I RRD(7 downto 1);</pre>
          T ALUT(7)
                            <= T RRD(7);
          I ALUT(8)
                            <= I RRD(0);
       elsif (I RX="11") then
          I_ALUT(6 downto 0) <= I_RRD(7 downto 1);</pre>
          I ALUT(7)
                            <= '0';
          I ALUT(8)
                            <= I RRD(0);
       else
                                                 -- SLA, SLL
          I ALUT(8 downto 1) <= I RRD(7 downto 0);</pre>
          I ALUT(0)
                            <= '0';
       end if:
      when others => I_ALUT <= "XXXXXXXXX";
    end case;
  end process;
  -- ALU のフラグ出力
  process (I_ALUT, M_ALU, I_DR)
  begin
   if (M_ALU = ALU_INF) then
     I AZ <= I DR(0);
      I AS <= I DR(1);
     I_AC <= I_DR(2);
     if (I ALUT(7 downto 0) = 0) then
       I_AZ <= '1';
     else
       I AZ <= '0';
      end if:
     I AS <= I ALUT(7);</pre>
     I AC <= I ALUT(8);
   end if;
  end process;
end RTL;
```