


RR/WR	F
0	SP
1	PC
2	Rd
3	Rx

ALU	Rx	F
0	X	ZERO
1	X	A
2	X	B
3	X	ADD
4	X	SUB
5	X	AND
6	X	OR
7	X	XOR
8	X	INC
9	X	DEC
A	X	ADC
B	X	OUTF
C	X	INF
D	0	SHLA
D	1	SHLL
D	2	SHRA
D	3	SHRL



TeC CPU回路