```
-- TeC7 VHDL Source Code
    Tokuyama kousen Educational Computer Ver.7
-- Copyright (C) 2002-2012 by
                      Dept. of Computer Science and Electronic Engineering,
                      Tokuyama College of Technology, JAPAN
     上記著作権者は,Free Software Foundation によって公開されている GNU 一般公
-- 衆利用許諾契約書バージョン2に記述されている条件を満たす場合に限り、本ソース
-- コード(本ソースコードを改変したものを含む.以下同様)を使用・複製・改変・再配
-- 布することを無償で許諾する.
    本ソースコードは*全くの無保証*で提供されるものである。上記著作権者および
-- 関連機関・個人は本ソースコードに関して、その適用可能性も含めて、いかなる保証
-- も行わない、また、本ソースコードの利用により直接的または間接的に生じたいかな
-- る損害に関しても、その責任を負わない.
--
-- TeC/tec.vhd : TeC Top Level
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity TEC is
 port(
        P_RESET : in
                         std_logic;
                                                       -- reset(Negative)
        P_MODE
                 : in
                         std_logic_vector(1 downto 0);
                                                       -- operation mode
                                                       -- 2.4576MHz
        P_CLK
                 : in
                         std_logic;
        -- CONSOLE(INPUT)
        P_DATA_SW : in
                         std_logic_vector(7 downto 0);
                                                       -- Data SW
        P_RESET_SW : in
                         std_logic;
        P_SETA_SW : in
P_INCA_SW : in
P_DECA_SW : in
                         std_logic;
                                                       -- SETA SW
                         std_logic;
                                                       -- INCA
                                                       -- DECA SW
                         std_logic;
        P_WRITE_SW : in
                         std_logic;
                                                       -- WRITE SW
        P_STEP_SW : in
                         std_logic;
                                                       -- STEP SW
        P_BREAK_SW : in
                         std_logic;
                                                       -- BREAK SW
        P_STOP_SW : in
                                                       -- STOP SW
                         std_logic;
                         std_logic;
        P RUN SW : in
                                                       -- RUN
                                                              SW
        P RCW SW : in
                         std_logic;
                                                       -- Rotate SW(CW)
        P_RCCW_SW : in
                         std_logic;
                                                       -- Rotate SW(CCW)
        -- CONSOLE (OUTPUT)
        P_A_LED : out
                         std_logic_vector(7 downto 0);
                                                       -- Address LED
        P_D_LED
                 : out
                         std_logic_vector(7 downto 0);
                                                       -- Data LED
                                                       -- RUN LED
        P_R_LED
                 : out
                         std_logic;
                  : out
        P_C_LED
                         std_logic;
                                                       -- Carry LED
                  : out
                                                       -- Sing LED
                         std_logic;
        P_S_LED
        P_Z_LED
                  : out
                         std_logic;
                                                       -- Zero
                                                              LED
        P_G0_LED
                  : out
                         std_logic;
                                                       -- G0
        P_G1_LED
                  : out
                         std_logic;
                                                       -- G1
                                                               LED
                 : out
                                                       -- G2
        P_G2_LED
                         std_logic;
                                                               LED
                                                       -- SP
        P_SP_LED
                 : out
                         std_logic;
                                                               LED
                                                      -- PC
        P_PC_LED
                 : out
                         std_logic;
                                                               LED
        P MM LED : out
                         std_logic;
                                                       -- MM
                                                              LED
        P BUZ
                 : out
                         std_logic;
                                                       -- BUZZER OUT
```

```
P_SIO_RXD : in std_logic;
                                                                     -- SIO Receive
          P_SIO_TXD : out std_logic;
                                                                      -- SIO Transmit
          -- PIO
          P_EXT_IN : in std_logic_vector (7 downto 0);
P_ADC_REF : out std_logic_vector (7 downto 0);
P_EXT_OUT : out std_logic_vector (7 downto 0)
end TEC;
architecture RTL of TEC is
-- clock
signal I_CNT : std_logic_vector(19 downto 0); -- 分周用バイナリカウンタ
                                                          -- ブザー等の音源用(2.4KHz)
signal I_2_4kHz : std_logic;
                                                           -- インターバルタイマ用(75Hz)
signal I_75Hz : std_logic;
                                                          -- SW サンプリング用(18.75Hz)
signal I_18_75Hz : std_logic;
                                                           -- LED 点滅用(2.3Hz)
signal I_2_3Hz : std_logic;
-- 割り込みコントローラ関係
signal I_VECT : std_logic_vector(1 downto 0); -- 割り込み番号 signal I_INTR : std_logic; -- CPU への割込
                                                        -- CPU への割込み
-- Address BUS
signal I_ADDR : std_logic_vector(7 downto 0); -- アドレスバス(CPUの出力)
-- Data BUS
signal I_DOUT_CPU: std_logic_vector(7 downto 0); -- データバス(CPUの出力)
signal I_DIN_CPU: std_logic_vector(7 downto 0); -- データバス(CPUの入力)
signal I_DOUT_RAM: std_logic_vector(7 downto 0); -- データバス(RAMの出力)
signal I_DOUT_IO: std_logic_vector(7 downto 0); -- データバス(IOの出力)
-- Control BUS
                                                         -- クロック同期済みのRESET
signal I_RESET : std_logic;
                                                         -- 命令フェッチ(CPUの出力)
signal I_LI : std_logic;
signal I_LI : std_logic;
signal I_HL : std_logic;
signal I_ER : std_logic;
signal I_RW : std_logic;
signal I_IMR : std_logic;
signal I_IR : std_logic;
signal I_STOP : std_logic;
signal I_INTO : std_logic;
signal I_INT1 : std_logic;
signal I_INT2 : std_logic;
                                                         -- HALT命令実行(CPUの出力)
                                                         -- 不正命令実行(CPUの出力)
                                                         -- READ/WRITE(CPUの出力)
                                                        -- メモリ要求(CPUの出力)
-- 入出力要求(CPUの出力)
                                                         -- CPU 停止(パネルの出力)
                                                        -- タイマー割込み
-- SIO 受信割込み
                                                        -- SIO 送信割込み
signal I_INT3 : std_logic;
                                                         -- コンソール割込み SW
-- パネル関係の配線
signal I_RS_SEL: std_logic_vector(2 downto 0); -- ロータリースイッチの位置
signal I RS DEC: std logic vector(5 downto 0); -- ロータリースイッチの LED
signal I_A_LED : std_logic_vector(7 downto 0); -- アドレス LED の値
                                                        -- WRITE SW が押された
signal I_WRITE : std_logic;
                                                         -- コンソール割り込み
signal I_PINT : std_logic;
signal I_PINT : std_logic; -- コンケール副り込み signal I_GOD : std_logic_vector(7 downto 0); -- CPU から GO の値を出力 signal I_G2D : std_logic_vector(7 downto 0); -- CPU から G2 の値を出力 signal I_SPD : std_logic_vector(7 downto 0); -- CPU から SP の値を出力 signal I_PCD : std_logic_vector(7 downto 0); -- CPU から PC の値を出力 signal I_MMD : std_logic_vector(7 downto 0); -- RAM からの値出力
-- 内部配線
                                                         -- I/O からスピーカーポート
signal I_SPK_I : std_logic;
signal I_SPK_P : std_logic;
                                                         -- PANEL からスピーカーポート
component TEC_PANEL
  -- Clock
                                                                   -- 2.4kHz
```

```
P_18_75Hz : in std_logic;
                                                                -- 18.75Hz
         P_2_3Hz : in std_logic;
                                                                -- 2.3Hz
         P_RESET
                                                                -- Reset Out Put
                    : out std_logic;
         P_AIN
                    : in std_logic_vector(7 downto 0);
                                                                -- ADDR BUS
         P_LI
                    : in std_logic;
                                                                -- Instruction Fetch
         P_HL : in std_logic;
P_ER : in std_logic;
P_MR : in std_logic;
P_STOP : out std_logic;
P_INT : out std_logic;
                                                                -- Halt Request
                                                                -- Error
                                                                -- Memory Request
                                                                -- Stop
                                                                -- Interrupt SW
          -- パネルのスイッチ入力
         P_DATA_SW : in std_logic_vector(7 downto 0);
                                                                -- Data SW
         P_RESET_SW : in std_logic;
                                                                -- Reset SW
                                                                -- SETA SW
         P SETA SW : in std logic;
         P_INCA_SW : in std_logic;
                                                                -- INCA SW
         P_DECA_SW : in std_logic;
                                                                -- DECA SW
         P_WRITE_SW : in std_logic;
                                                                -- WRITE SW
                                                                -- STEP SW
         P_STEP_SW : in std_logic;
         P_BREAK_SW : in std_logic;
                                                                -- BREAK SW
         P_STOP_SW : in std_logic;
                                                                -- STOP SW
         P_RUN_SW : in std_logic;
P_RCW_SW : in std_logic;
P_RCCW_SW : in std_logic;
                                                                -- RUN
                                                                         SW
                                                                -- Rotate SW(CW)
                                                                -- Rotate SW(CCW)
          -- パネルへの出力
         P_R_LED : out std_logic;
P_SPK : out std_logic;
                                                                -- Run LED
                                                                -- 操作音の出力
         P_A_LED : out std_logic_vector(7 downto 0);
                                                               -- Address LED
         P_SEL : out std_logic_vector(2 downto 0);
P_WRITE : out std_logic
                                                               -- Rotate SW(Output)
                                                                -- WRITEスイッチの操作
         );
end component;
component TEC_INTC
  port ( P_CLK : in std_logic;
                                                               -- Clock
         P_RESET : in std_logic;
                                                               -- Reset
         P_LI : in std_logic;
                                                               -- Instruction fetch
         P_MR
                 : in std_logic;
                                                               -- Memory access
         P_INTO : in std_logic;
P_INT1 : in std_logic;
P_INT2 : in std_logic;
                                                               -- INTO (Timer)
                                                               -- INT1 (SIO RXD)
                                                               -- INT2 (SIO TXD)
         P_INT3 : in std_logic;
                                                               -- INT3 (Console)
                                                               -- Interrupt
         P_INTR : out std_logic;
         P_VECT : out std_logic_vector(1 downto 0)
                                                              -- 割込み番号
         );
end component;
component TEC_CPU
  port ( P_CLK : in std_logic;
                                                               -- Clock
         P_RESET : in std_logic;
                                                               -- Reset
         P_ADDR : out std_logic_vector(7 downto 0); -- ADDRESS BUS
P_DIN : in std_logic_vector(7 downto 0); -- DATA BUS
P_DOUT : out std_logic_vector(7 downto 0); -- DATA BUS
         P_LI : out std_logic;
                                                               -- Instruction Fetch
                  : out std_logic;
                                                               -- Halt Request
         P_HL
                 : out std_logic;
                                                               -- Decode Error
         P ER
         P_RW
                 : out std_logic;
                                                               -- Read/Write
                 : out std_logic;
         P_MR
                                                               -- Memory Request
         P_IR : out std_logic;
                                                               -- I/O Request
                                                               -- Interrupt
         P INTR : in std logic;
                                                               -- Stop
         P_STOP : in std_logic;
          P_WRITE : in std_logic;
                                                               -- Panel Write
```

```
P_SEL
               : in std_logic_vector(2 downto 0);
                                                      -- Panel RotarySW Pos
        P_PND : in std_logic_vector(7 downto 0);
                                                       -- Panel Data
                                                       -- Carry Flag
        P_C : out std_logic;
        P_S
               : out std_logic;
                                                        -- Sign
                                                                  Flag
               : out std_logic;
        P_Z
                                                        -- Zero
                                                                  Flag
        P_G0D : out std_logic_vector(7 downto 0);
                                                       -- G0 out
               : out std_logic_vector(7 downto 0);
        P G1D
                                                       -- G1 out
               : out std_logic_vector(7 downto 0);
        P_G2D
                                                       -- G2 out
        P_SPD
                : out std_logic_vector(7 downto 0);
                                                       -- SP out
        P_PCD : out std_logic_vector(7 downto 0);
                                                       -- PC out
                                                        -- DEMO MODE
        P_MODE : in std_logic
        );
end component;
component TEC_IO
 port ( P_CLK
                  : in std_logic;
                                                        -- CLK
        P_2_4kHz : in std_logic;
                                                        -- Pi!
        P_75Hz : in std_logic;
                                                        -- 75Hz(タイマー用)
        P_RESET
                  : in std_logic;
                                                        -- Reset
        P_RW
                  : in std_logic;
                  : in std_logic;
: in std_logic_vector(3 downto 0);
        P_IR
        P_ADDR
                 : out std_logic_vector(7 downto 0);
: in std_logic_vector(7 downto 0);
        P DOUT
        P_DIN
        P_INT_TXD : out std_logic;
                                                         -- SIO 送信割り込み
        P_INT_RXD : out std_logic;
                                                         -- SIO 受信割り込み
        P_INT_TMR : out std_logic;
                                                         -- タイマー割り込み
        P_INT_CON : out std_logic;
                                                         -- コンソール割り込み
                                                         -- コンソール割り込みs
        P_INT_SW : in std_logic;
W
        P_DATA_SW : in std_logic_vector(7 downto 0);
        P_SPK : out std_logic;
                  : in std_logic;
        P_RXD
        P_TXD
                  : out std_logic;
        P_EXT_IN : in std_logic_vector(7 downto 0);
P_ADC_REF : out std_logic_vector(7 downto 0);
P_EXT_OUT : out std_logic_vector(7 downto 0)
        );
end component;
component TEC_RAM
                   : in std_logic;
 port ( P_CLK
        P_ADDR
                   : in std_logic_vector(7 downto 0);
                  : out std_logic_vector(7 downto 0);
        P DOUT
        P DIN
                  : in std_logic_vector(7 downto 0);
                  : in std_logic;
        P RW
                  : in std_logic;
        P_MR
                  : in std_logic_vector(7 downto 0); -- パネルアドレス
        P PNA
                   : in std_logic_vector(7 downto 0); -- パネル用データ入力
        P_PND
                  : in std_logic_vector(2 downto 0); -- ロータリーSWの位置
        P_SEL
                                                        -- パネル書き込み信号
                   : in std_logic;
        P_WRITE
                   : out std_logic_vector(7 downto 0); -- パネル用データ出力
        P MMD
                 : in std_logic_vector(1 downto 0)
        P MODE
        );
end component;
begin
 -- クロックを作る
 I 2 4kHz <= I CNT(9);
                                          -- 2.4kHztac_panel.pdf
                                          -- 75Hz
 I_75Hz <= I_CNT(14);
 I 18 75Hz <= I CNT(15);
                                           -- 18.75Hz
 I 2 3Hz <= I CNT(19);
                                           -- 2.3Hz
```

```
process(P_CLK, P_RESET)
  begin
    if (P_RESET='0') then
      I_CNT <= "00000000000000000000000";</pre>
    elsif (P_CLK'event and P_CLK='1') then
      I_CNT <= I_CNT + 1;</pre>
    end if;
  end process;
  -- I/O とパネルのスピーカ出力を合成する
  P_BUZ <= I_SPK_I xor I_SPK_P;</pre>
  -- パネル
  P_A_LED <= I_A_LED;</pre>
  panel0 : TEC PANEL
    port map ( P_CLK
                            => P_CLK,
                 P_2_4kHz => I_2_4kHz,
                 P_18_75Hz => I_18_75Hz,
                 P_2_3Hz => I_2_3Hz,
                P_Z_3HZ => I_Z_3HZ,
P_RESET => I_RESET,
P_AIN => I_ADDR,
P_LI => I_LI,
P_HL => I_HL,
P_ER => I_ER,
P_MR => I_MR,
P_STOP => I_STOP,
                 P_RESET_SW => P_RESET_SW,
                 P_DATA_SW => P_DATA_SW,
                 P_SETA_SW => P_SETA_SW,
                 P_INCA_SW => P_INCA_SW,
                 P DECA SW => P DECA SW,
                 P_WRITE_SW => P_WRITE_SW,
                 P_STEP_SW => P_STEP_SW,
                 P_BREAK_SW => P_BREAK_SW,
                 P_STOP_SW => P_STOP_SW,
                 P_RUN_SW => P_RUN_SW,
                 P_RCW_SW => P_RCW_SW,
                 P_RCCW_SW => P_RCCW_SW,
                P_R_LED => P_R_LED,
                 P_SPK
                             => I_SPK_P,
                P_A_LED => I_A_LED,
P_SEL => I_RS_SEL,
                P_WRITE => I_WRITE,
P INT => I_PINT
                );
-- 割込みコントローラ
intr0 : TEC_INTC
    port map ( P_CLK => P_CLK,
                 P_RESET => I_RESET,
                 P_LI => I_LI,
                        => I_MR,
                 P_MR
                 P_INTO => I_INTO,
                 P_INT1 => I_INT1,
                P_INT2 => I_INT2,
P_INT3 => I_INT3,
                 P_INTR => I_INTR,
                P_VECT => I_VECT
                );
-- CPU
```

cpu0 : TEC CPU

```
port map ( P_CLK => P_CLK,
               P_RESET => I_RESET,
               P_ADDR => I_ADDR,
               P_DIN => I_DIN_CPU,
               P_DOUT => I_DOUT_CPU,
              -> I_LI,
P_HL => I_HL,
P_ER => I_ER,
P_RW => I_RW,
P_MR => I_MR,
P_IR => I_TP
               P_LI => I_LI,
               P_INTR => I_INTR,
               P_STOP => I_STOP,
               P_WRITE => I_WRITE,
               P_SEL => I_RS_SEL,
               P_PND
                      => P_DATA_SW,
               P_C => P_C_{LED},
               P_S => P_S_LED,
               P_Z
                       => P_Z_LED,
               P_G0D => I_G0D,
               P_G1D => I_G1D,
               P_G2D => I_G2D,
               P_SPD => I_SPD,
               P_PCD
                      => I_PCD,
               P_MODE => P_MODE(1)
              );
-- 主記憶
ram0: TEC_RAM
  port map ( P_CLK => P_CLK,
               P_ADDR => I_ADDR,
               P_DOUT => I_DOUT_RAM,
               P_DIN => I_DOUT_CPU,
               P_RW => I_RW,
                      => I_MR,
               P_MR
               P_PNA => I_A_LED,
                      => P_DATA_SW,
               P_PND
               P_SEL
                       => I_RS_SEL,
               P_WRITE => I_WRITE,
               P_MMD => I_MMD,
               P_MODE => P_MODE
              );
-- 周辺回路
io0: TEC IO
  port map ( P_CLK => P_CLK,
               P_2_4kHz => I_2_4kHz,
               P_75Hz => I_75Hz,
P_RESET => I_RESET,
              P_RW => I_RW,
P_IR => I_IR,
P_ADDR => I_ADDR(3 downto 0),
P_DOUT => I_DOUT_IO,
P_DIN => I_DOUT_CPU,
               P_INT_TXD => I_DOT_
P_INT_TXD => I_INT2,
P_INT_RXD => I_INT1,
P_INT_TMR => I_INT0,
               P_INT_CON => I_INT3,
               P_INT_SW => I_PINT,
               P_DATA_SW => P_DATA_SW,
               P SPK => I SPK I,
```

```
P_TXD => P_SIO_TXD,
P_RXD => P_SIO_RXD,
P_EXT_IN => P_EXT_IN,
              P_ADC_REF => P_ADC_REF,
              P_EXT_OUT => P_EXT_OUT
              );
-- データバスで C P U の入力を決定する部分
                                                           -- .
-- Vect
-- I/O
"110111" & I_VECT when (I_LI='1') else
                                                                 -- Vector Read
               I_DOUT_IO;
-- データLED
with I_RS_SEL select
                                   -- G0
  P_D_E = I_G = 000 \text{ when } 000,
              I_GDD when "001", -- G1
I_G2D when "010", -- G2
I_SPD when "011", -- SP
I_PCD when "100", -- PC
I_MMD when others; -- MM
-- ロータリースイッチの表示
with I_RS_SEL select
                                         -- G0
  I_RS_DEC <= "100000" when "000",
                                        -- G1
-- G2
                "010000" when "001",
                "001000" when "010",
                "000100" when "011",
                                        -- SP
                "000010" when "100", -- PC
                "000001" when others; -- MM
P_G0_LED <= I_RS_DEC(5);</pre>
P_G1_LED <= I_RS_DEC(4);
P_G2_LED <= I_RS_DEC(3);</pre>
P_SP_LED <= I_RS_DEC(2);</pre>
P_PC_LED <= I_RS_DEC(1);</pre>
P_MM_LED <= I_RS_DEC(0);</pre>
```

end RTL;