

# Dual full-scale, 1260 hPa and 4060 hPa, absolute digital output barometer with water-resistant package



CCLGA-7L 2.8 x 2.8 x 1.95 mm

### **Features**

Dual full-scale absolute pressure with water-resistant package

Mode 1: 260 ~ 1260 hPaMode 2: 260 ~ 4060 hPa

- Current consumption down to 1.7 μA
- · Absolute pressure accuracy: 0.5 hPa
- Low pressure sensor noise: 0.32 Pa
- Embedded temperature compensation
- 24-bit pressure data output
- ODR from 1 Hz to 200 Hz
- I<sup>2</sup>C or MIPI I3C<sup>SM</sup> interface
- Embedded FIFO
- · Interrupt functions: data-ready, FIFO flags, pressure thresholds
- Supply voltage: 1.7 to 3.6 V
- · Easily sealed package with O-ring
- · ECOPACK lead-free compliant

# **Applications**

- Wearables
- Altimeters and barometers for portable devices
- GPS applications
- · Weather station equipment
- Sport watches
- · e-cigarettes
- · Water depth monitoring

### Product status link

LPS28DFW

Product summary				
Order code	LPS28DFWTR			
Temperature range [°C]	-40 to +85			
Package	CCLGA-7L			
Packing	Tape and reel			

### **Product resources**

TN0018 (Design and soldering)

### Product label



# **Description**

The LPS28DFW is an ultra-compact piezoresistive absolute pressure sensor which functions as a digital output barometer. The device comprises a sensing element and an IC interface which communicates over the I²C or MIPI I3CSM interface from the sensing element to the application. The LPS28DFW provides lower power consumption, achieving lower pressure noise than its predecessor.

The LPS28DFW is available in a ceramic LGA package with a metal lid. It is guaranteed to operate over a temperature range extending from -40 °C to +85 °C. The package is holed to allow external pressure to reach the sensing element. Gel inside the IC protects the electrical components from water and the metal cap is, optionally, connected to ground or left floating electrically in the application PCB layout. The connection of the metal cap is determined according to the customer's target application.

This device has been designed to meet the requirements and mission profile for personal electronics and consumer applications.



# 1 Block diagrams

Figure 1. Device architecture block diagram





Figure 2. Digital logic




DS13317 - Rev 1 page 2/51



# 2 Pin description

Figure 3. Pin connections (bottom view)



**Table 1. Pin description** 

Pin number	Name	Function
1	SDA	I <sup>2</sup> C / MIPI I3C <sup>SM</sup> serial data (SDA)
2	SA0	I <sup>2</sup> C least significant bit of the device address (SA0)
3	SCL	I <sup>2</sup> C / MIPI I3C <sup>SM</sup> serial clock (SCL)
4	INT_DRDY	Interrupt or data-ready (INT_DRDY)
5	GND	0 V supply
6	VDD	Power supply
7	PAD2LID	Pad connection to metal lid

DS13317 - Rev 1 page 3/51



# 3 Mechanical and electrical specifications

# 3.1 Mechanical characteristics

VDD = 1.8 V, T = 25 °C, unless otherwise noted.

Table 2. Pressure and temperature sensor characteristics

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Pressure sen	isor characteristics					
PT <sub>op</sub>	Operating temperature range		-40		+85	°C
	Operating pressure range					
Pop	Mode 1		260		1260	hPa
	Mode 2		260		4060	
P <sub>bits</sub>	Pressure output data			24		bits
	Pressure sensitivity					
P <sub>sens</sub>	Mode 1			4096		LSB/hPa
	Mode 2			2048		
	Relative pressure accuracy <sup>(2)</sup>	T =25 °C				
P <sub>AccRel</sub>	Mode 1	P = 800 ~ 1100 hPa		±0.015		hPa
	Mode 2	P= 2060 ~ 4060 hPa		±1		
	Absolute pressure accuracy	T = 0 ~ 65 °C				
	Mode 1	P = 860 ~ 1160 hPA		±0.5		
P <sub>AccT</sub>		P = 260 ~ 1260 hPA		±1		hPa
	Mode 2	P = 1260 ~ 4060 hPA		±0.36%		
	Refer to Table 3 for more details.					
	RMS pressure noise <sup>(3)</sup>					
р.	Mode 1	T - 25 °C		0.32		D-
P <sub>noise</sub>	Mode 2	T = 25 °C		0.57		Pa
	Refer to Table 22 for more details.					
				1		
				4		
				10		
ODR <sub>Pres</sub>	Pressure output data rate			25		Hz
o z Files	Tressure output data rate			50		112
				75		
				100		
				200		
P_longterm	Pressure accuracy, long-term stability <sup>(4)</sup>			±1		hPa/year
P_drift	Soldering drift			±0.5		hPa
Temperature	sensor characteristics					
T <sub>op</sub>	Operating temperature range		-40		+85	°C

DS13317 - Rev 1 page 4/51



Symbol	Parameter	Test condition	Min.	Typ.(1)	Max.	Unit
T <sub>sens</sub>	Temperature sensitivity			100		LSB/ °C
T <sub>acc</sub>	Temperature absolute accuracy	T = 25 to 65 °C		±1.5		°C
				1		
				4		
				10		
ODR <sub>T</sub>	Output temperature data rate			25		Hz
ODIC	OURT Output temperature data rate			50		112
				75		
				100		
				200		

- 1. Typical specifications are not guaranteed.
- 2. The typ. value is defined based on characterization data with 10 hPa pressure interval in mode 1 and 100 hPa pressure interval in mode 2.
- 3. Pressure noise RMS evaluated in a controlled environment, based on the average standard deviation of 50 measurements with AVG = 512, BW = ODR/9.
- 4. Typ. value is defined considering a 5-year life cycle of the final application.

Table 3. Absolute pressure accuracy at different full-scale modes

Full-scale mode	Condition	Typ. absolute pressure accuracy [hPa]
Mode 1 (full scale up to 1260 hPa)	P = 860 ~ 1160 & T = 0 ~ 65°C	±0.5 hPa
Mode 2 (full scale up to 4060 hPa)	P = 1260 ~ 2060 & T = 0 ~ 45°C	±0.13% of input pressure
	P = 2060 ~ 3060 & T = 0 ~ 45°C	±0.26% of input pressure
	P = 3060 ~ 4060 & T = 0 ~ 45°C	±0.36% of input pressure

DS13317 - Rev 1 page 5/51



# 3.2 Electrical characteristics

VDD = 1.8 V, T = 25  $^{\circ}$ C, unless otherwise noted.

**Table 4. Electrical characteristics** 

Symbol	Parameter	Testcondition	Min.	Typ.(1)	Max.	Unit
VDD	Supply voltage		1.7		3.6	V
Idd	Supply current	AVG = 4 and ODR = 1 Hz		1.7		
laa	Refer to Table 21 for more information.	AVG = 128 and ODR = 1 Hz		9.4		μA
IddPdn	Supply current in power-down mode			0.9		μA

<sup>1.</sup> Typical specifications are not guaranteed.

**Table 5. DC characteristics** 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
DC input c	haracteristics					
Vil	Low-level input voltage (Schmitt buffer)	-	-	-	0.3 * VDD	V
Vih	High-level input voltage (Schmitt buffer)	-	0.7 * VDD	-	-	V
DC output	characteristics					
Vol	Low-level output voltage		-	-	0.2	V
Voh	High-level output voltage		VDD - 0.2	-	-	V

DS13317 - Rev 1 page 6/51



# 3.3 Communication interface characteristics

# 3.3.1 I<sup>2</sup>C - inter-IC control interface

Subject to general operating conditions for VDD and TOP.

Table 6. I<sup>2</sup>C slave timing values

Cymhal	nbol Parameter	I <sup>2</sup> C fast	mode <sup>(1)(2)</sup>	I <sup>2</sup> C fast r	node+ <sup>(1)(2)</sup>	Unit
Symbol	Parameter	Min	Max	Min	Max	Unit
f <sub>(SCL)</sub>	SCL clock frequency	0	400	0	1000	kHz
t <sub>w(SCLL)</sub>	SCL clock low time	1.3		0.5		
t <sub>w(SCLH)</sub>	SCL clock high time	0.6		0.26		μs
t <sub>su(SDA)</sub>	SDA setup time	100		50		ns
t <sub>h(SDA)</sub>	SDA data hold time	0	0.9	0		
t <sub>h(ST)</sub>	START/REPEATED START condition hold time	0.6		0.26		
t <sub>su(SR)</sub>	REPEATED START condition setup time	0.6		0.26		
t <sub>su(SP)</sub>	STOP condition setup time	0.6		0.26		μs
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	1.3		0.5		
	Data valid time		0.9		0.45	
	Data valid acknowledge time		0.9		0.45	
C <sub>B</sub>	Capacitive load for each bus line		400		550	pF

- 1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.
- 2. Data for I<sup>2</sup>C fast mode and I<sup>2</sup>C fast mode+ have been validated by characterization, not tested in production.

SDA

START

Figure 4. I<sup>2</sup>C slave timing diagram

Note: Measurement points are done at 0.3·VDD and 0.7·VDD for both ports.

DS13317 - Rev 1 page 7/51



# 3.4 Absolute maximum ratings

Stress above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

Symbol	Ratings	Maximumvalue	Unit
VDD	Supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin	-0.3 to VDD +0.3	V
P <sub>water</sub>	Overpressure	1	MPa
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

DS13317 - Rev 1 page 8/51



# 4 Functionality

The LPS28DFW is a high-resolution, digital output pressure sensor packaged in a CCLGA package with metal lid. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach and an IC interface which communicates a digital signal from the sensing element to the application.

# 4.1 Sensing element

An ST proprietary process is used to obtain a silicon membrane for MEMS pressure sensors. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.

### 4.2 IC interface

The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalance of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter.

The pressure and temperature data may be accessed through an I<sup>2</sup>C/MIPI I3C<sup>SM</sup> interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LPS28DFW features a data-ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.

# 4.3 Factory calibration

The trimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation which allows the device to be used without requiring any further calibration.

DS13317 - Rev 1 page 9/51



### 4.4 Device structure

The LPS28DFW has a unique cylindrical package solution with a full metal lid assembled on ceramic substrate and this cylindrical package provides an easy assembly with O-rings in the end user's application.




Figure 5. LPS28DFW internal structure

This structure (Figure 5) is designed and verified to resist water pressure up to 10 ATM and the potting gel in the LPS28DFW has been proven to protect electronic components from long-term exposure to harsh environments such as water mixed with chlorine, bromine, commercial washing detergent and fuels, solvents and chemicals. It also provides excellent low-stress encapsulation performance for sensitive electronic components from severe environmental conditions such as high temperature and humidity, refer to the properties of the gel which are given in the following table.

**Table 8. Potting gel properties** 

Properties	Potting gel
Permeability g/m²·24 hr	7
Hardness (penetration) based on ASTM D1403	70
Ultra-low Young's modulus	Less than 0.01 GPa
TCE (thermal coefficient of expansion)	300 ppm/°C

DS13317 - Rev 1 page 10/51



# 4.5 Interpreting pressure readings

The pressure data are stored in 3 registers: PRESS\_OUT\_H (2Ah), PRESS\_OUT\_L (29h), and PRESS\_OUT\_XL (28h). The value is expressed as a 24-bit signed number (in 2's complement).

To obtain the pressure in hPa, take the complete 24-bit word and then divide by the sensitivity 4096 LSB/hPa when the FS\_MODE bit is 0 (in mode 1, full scale is up to 1260 hPa) or divide by the sensitivity 2096 LSB/hPa when the FS\_MODE bit is 1 (in mode 2, full scale is up to 4060 hPa). This same interpretation is applied to pressure readings when FIFO is enabled and the pressure data are stored in 3 registers: FIFO\_DATA\_OUT\_PRESS\_XL (78h), FIFO\_DATA\_OUT\_PRESS\_L (79h), and FIFO\_DATA\_OUT\_PRESS\_H (7Ah).

Figure 6. Pressure readings



Pressure Value = PRESS\_OUT\_H(2Ah) & PRESS\_OUT\_L(29h) & PRESS\_OUT\_XL (28h) = 3FF58Dh = 4191629 LSB (signed decimal)

(1)

When FS MODE bit = 0, (CTRL REG2 (11h)) for full scale up to 1260 hPa:

Pressure (hPA) = 
$$\frac{Pressure\ value\ (LSB)}{Sensitivity} = \frac{4191629\ LSB}{4096\ LSB/hPA} = 1023.3\ hPA$$

When FS\_MODE bit = 1, (CTRL\_REG2 (11h)) for full scale up to 4060 hPa:

Pressure (hPA) = 
$$\frac{Pressure\ value\ (LSB)}{Sensitivity} = \frac{4191629\ LSB}{2048\ LSB/hPA} = 2046.7\ hPA$$

DS13317 - Rev 1 page 11/51




# 4.6 Interpreting temperature readings

The temperature data are stored in 2 registers: TEMP\_OUT\_H (2Ch) and TEMP\_OUT\_L (2Bh).

The value is expressed as 2's complement. To obtain the temperature in °C, take the two's complement of the complete 16-bit word and then divide by the sensitivity 100 LSB/°C.

Figure 7. Temperature readings



Temperature (°C) = 
$$\frac{\text{Temperature value (LSB)}}{\text{Sensitivity}} = \frac{2500 \text{ LSB}}{100 \text{ LSB/°C}} = 25.00^{\circ}\text{C}$$

DS13317 - Rev 1 page 12/51



# 5 FIFO

The LPS28DFW embeds 128 slots of 24-bit data FIFO to store the pressure output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to six different modes:

- · Bypass mode
- FIFO mode
- · Continuous (dynamic-stream) mode
- Continuous (dynamic-stream)-to-FIFO mode
- Bypass-to-continuous (dynamic-stream)
- Bypass-to-FIFO mode

The FIFO buffer is enabled when a configuration different from all bits '0' are written in FIFO\_CTRL (14h) and each mode is selected by the TRIG\_MODES bit and F\_MODE[1:0] bits in FIFO\_CTRL (14h). Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the FIFO\_STATUS1 (25h) and FIFO\_STATUS2 (26h) registers and can be set to generate dedicated interrupts on the INT\_DRDY pin using the CTRL\_REG3 (12h) register.

FIFO\_STATUS2 (26h)(FIFO\_WTM\_IA) goes to '1' when the number of unread samples (FIFO\_STATUS1 (25h) (FSS[7:0]) is greater than or equal to WTM[6:0] in FIFO\_WTM (15h). If FIFO\_WTM (15h)(WTM[6:0]) is equal to 0, FIFO\_STATUS2 (26h)(FIFO\_WTM\_IA) stays at '0'.

FIFO\_STATUS2 (26h)(FIFO\_OVR\_IA) is equal to '1' if a FIFO slot is overwritten.

FIFO\_STATUS1 (25h)(FSS[7:0]) contains stored data levels of unread samples; when FSS[7:0] is equal to '00000000', FIFO is empty; when FSS[7:0] is equal to '10000000', FIFO is full and the unread samples are 128.


# 5.1 Bypass mode

In bypass mode (FIFO\_CTRL (14h)(TRIG\_MODES and F\_MODE[1:0] = '000' or '100'), the FIFO is not operational and it remains empty.

Switching to bypass mode is also used to reset the FIFO. Passing through bypass mode is mandatory when switching between different FIFO buffer operating modes.

As described in the next figure, for each channel only the first address is used. When new data is available, the older data is overwritten.

Figure 8. Bypass mode



DS13317 - Rev 1 page 13/51




### 5.2 FIFO mode

In FIFO mode (FIFO\_CTRL (14h)(TRIG\_MODES and F\_MODE[1:0] = '001') data from the output PRESS\_OUT\_XL (28h), PRESS\_OUT\_L (29h), and PRESS\_OUT\_H (2Ah) are stored in the FIFO until it is full.

To reset FIFO content, in order to select bypass mode the value '000' must be written in FIFO\_CTRL (14h) (TRIG\_MODE & F\_MODE[1:0]). After this reset command it is possible to restart FIFO mode by writing the value '001' in FIFO\_CTRL (14h)(TRIG\_MODE & F\_MODE[1:0]).

The FIFO buffer memorizes 128 levels of data, but the depth of the FIFO can be resized/reduced by setting the FIFO\_CTRL (14h)(STOP\_ON\_WTM) bit. If the STOP\_ON\_WTM bit is set to '1', FIFO depth is limited to FIFO\_WTM (15h)(WTM[6:0]) data.

Figure 9. FIFO mode



DS13317 - Rev 1 page 14/51



# 5.3 Continuous (dynamic-stream) mode

In continuous (dynamic-stream) mode (FIFO\_CTRL (14h)(TRIG\_MODES and F\_MODE[1:0] = '011') after emptying the FIFO, the first new sample that arrives becomes the first to be read in a subsequent read burst. In this way, the number of new data available in FIFO does not depend on the previous read.

In continuous (dynamic-stream) mode FIFO\_STATUS1 (25h)(FSS[7:0]) is the number of new pressure and temperature samples available in the FIFO buffer.

Continuous (dynamic-stream) is intended to be used to read FIFO\_STATUS1 (25h)(FSS[7:0]) samples when it is not possible to guarantee reading data within 1/ODR time period.

Also, a FIFO threshold interrupt on the INT\_DRDY pin through CTRL\_REG3 (12h)(INT\_F\_WTM) can be enabled in order to read data from the FIFO and leave free memory slots for incoming data.




Figure 10. Continuous (dynamic-stream) mode

DS13317 - Rev 1 page 15/51



# 5.4 Bypass-to-FIFO mode

In bypass-to-FIFO mode (FIFO\_CTRL (14h))(TRIG\_MODES and F\_MODE[1:0] = '101'), FIFO behavior switches when the INT\_SOURCE (24h)(IA) bit rises for the first time. When the INT\_SOURCE (24h)(IA) bit is equal to '0', FIFO behaves like in bypass mode. Once the INT\_SOURCE (24h)(IA) bit rises to '1', FIFO behavior switches and keeps behaving like in FIFO mode.

An interrupt generator has to be set to the desired configuration through INTERRUPT\_CFG (0Bh).




Figure 11. Bypass-to-FIFO mode

DS13317 - Rev 1 page 16/51



# 5.5 Bypass-to-continuous (dynamic-stream) mode

In bypass-to-continuous (dynamic-stream) mode (FIFO\_CTRL (14h)(TRIG\_MODES and F\_MODE[1:0] = '110'), FIFO operates in Bypass mode until it switches to continuous (dynamic-stream) mode behavior when INT\_SOURCE (24h)(IA) rises to '1', then FIFO behavior keeps behaving like in continuous (dynamic-stream) mode.

An interrupt generator has to be set to the desired configuration through INTERRUPT\_CFG (0Bh).




Figure 12. Bypass-to-continuous (dynamic-stream) mode

DS13317 - Rev 1 page 17/51



# 5.6 Continuous (dynamic-stream)-to-FIFO mode

In continuous (dynamic-stream)-to-FIFO mode (FIFO\_CTRL (14h)(TRIG\_MODES and F\_MODE[1:0] = '111'), data are stored in FIFO and FIFO operates in continuous (dynamic-stream) mode behavior until it switches to FIFO mode behavior when INT\_SOURCE (24h)(IA) rises to '1'.

An interrupt generator has to be set to the desired configuration through INTERRUPT\_CFG (0Bh).




Figure 13. Continuous (dynamic-dtream)-to-FIFO mode

# 5.7 Retrieving data from FIFO

FIFO data is read through FIFO\_DATA\_OUT\_PRESS (78h, 79h and 7Ah).


The read address is automatically updated by the device and it rolls back to 78h when register 7Ah is reached. In order to read all FIFO levels in a multiple byte read, 384 bytes (3 output registers with 128 levels) must be read.

DS13317 - Rev 1 page 18/51



# 6 Application hints

Figure 14. LPS28DFW electrical connections



The device power supply must be provided through the VDD line; a power supply decoupling capacitor C1 (100 nF) must be placed as near as possible to the supply pads of the device. Depending on the application, an additional capacitor of  $4.7~\mu F$  could be placed on the VDD line.

The functionality of the device and the measured data outputs are selectable and accessible through the I<sup>2</sup>C, MIPI I3C<sup>SM</sup> interface.

The metal lid is physically connected to pin 7 at component level and pin 7 can be used to connect the metal lid either to GND or left unconnected (floating) on the PCB of the application. The following table indicates the two cases of the metal lid connection. It is highly recommended that pin 7 be soldered to the PCB (left unconnected electrically) or soldered to GND to enhance solderability of the device.

Table 9. Metal lid and pin 7 connections

Metal lid	Pin 7 connection to PCB <sup>(1)</sup>	
Leave unconnected (floating)	Electrically leave unconnected (floating)	
Connect to GND	Electrically connect to GND	

1. Pin 7 should be soldered to the PCB to improve solderability of the device.

Note: To guarantee proper power-off of the device, it is recommended to maintain the duration of the VDD line to GND for at least 10 ms.

DS13317 - Rev 1 page 19/51






Figure 15. LPS28DFW power-off sequence

- VDD Rising / Falling time : 10  $\mu$ s ~ 100 ms VDD must be lower than 0.7 V for at least 10 ms during power-off sequence for correct POR

#### **Soldering information** 6.1

The CCLGA package is compliant with the ECOPACK standard and it is qualified for soldering heat resistance according to JEDEC J-STD-020.

For land pattern and soldering recommendations, consult technical note TN0018 available on www.st.com.

DS13317 - Rev 1 page 20/51



# 7 Digital interfaces

### 7.1 Serial interfaces

The registers embedded in the LPS28DFW may be accessed through the I<sup>2</sup>C, MIPI I3C<sup>SM</sup> serial interfaces.

Table 10. Serial interface pin description

Pin name	Pin description	
SCL	I <sup>2</sup> C / MIPI I3C <sup>SM</sup> serial clock (SCL)	
SDA	I <sup>2</sup> C / MIPI I3C <sup>SM</sup> serial data (SDA)	

### 7.2 I<sup>2</sup>C serial interface

The LPS28DFW I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write data into registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in the following table.

Table 11. I<sup>2</sup>C terminology

Term	Description					
Transmitter	The device which sends data to the bus					
Receiver	ne device which receives data from the bus					
Master	The device which initiates a transfer, generates clock signals and terminates a transfer					
Slave	The device addressed by the master					

There are two signals associated with the I<sup>2</sup>C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines have to be connected to VDD through pull-up resistors.

The I<sup>2</sup>C interface is compliant with fast mode+ (1 MHz) I<sup>2</sup>C standards as well as with the normal mode.

### 7.2.1 I<sup>2</sup>C operation

The transaction on the bus is started through a start (ST) signal. A start condition is defined as a high to low transition on the data line while the SCL line is held high. After the master has transmitted this, the bus is considered busy. The next data byte transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The 7-bit slave address (SAD) associated to the LPS28DFW is 101110xb. The SA0 (pin #2) pin can be used to modify the less significant bit of the device address. If the SA0 pin is connected to the voltage supply, LSb is "1" (7-bit address 1011101b = 5Dh), otherwise if the SA0 pin is connected to GND, the LSb value is "0" (7-bit address 1011100b = 5Ch). This solution permits connecting and addressing two different LPS28DFW devices to the same I<sup>2</sup>C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line low so that it remains stable low during the high period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

DS13317 - Rev 1 page 21/51



The I²C embedded inside the ASIC behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge has been returned (SAK), an 8-bit subaddress is transmitted (SUB). The IF\_ADD\_INC bit in CTRL\_REG2 (11h) enables subaddress auto increment (IF\_ADD\_INC is '1' by default), so if IF\_ADD\_INC = '1' the SUB (subaddress) is automatically increased to allow multiple data read/write.

The slave address is completed with a read/write bit. If the bit is '1' (read), a repeated start (SR) condition must be issued after the two subaddress bytes; if the bit is '0' (write), the master transmits to the slave with direction unchanged. The following table explains how the SAD + read/write bit pattern is composed, listing all the possible configurations.

Table 12. SAD + read/write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD + R/W
Read	101110	0	1	10111001 (B9h)
Write	101110	0	0	10111000 (B8h)
Read	101110	1	1	10111011 (BBh)
Write	101110	1	0	10111010 (BAh)

Table 13. Transfer when master is writing one byte to slave

Master	ST	SAD+ W		SUB		DATA		SP	
Slave			SAK		SAK		SAK		

### Table 14. Transfer when master is writing multiple bytes to slave

Master	ST	SAD+ W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

# Table 15. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD+ W		SUB		SR	SAD+R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

### Table 16. Transfer when master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+ W		SUB		SR	SAD+ R			MAK		MAK		NMAK	SP	
Slave			SAK		SAK			SAK	DATA		DATA		DATA			

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a slave receiver does not acknowledge the slave address (that is, it is not able to receive because it is performing some real-time function), the data line must be kept high by the slave. The master can then abort the transfer. A low-to-high transition on the SDA line while the SCL line is high is defined as a stop condition. Each data transfer must be terminated by the generation of a stop (SP) condition.

In the presented communication format MAK is master acknowledge and NMAK is no master acknowledge.

DS13317 - Rev 1 page 22/51



# 7.3 MIPI I3C<sup>SM</sup> slave interface

The LPS28DFW interface includes a MIPI I3C $^{SM}$  SDR only slave interface (compliant with release 1.1 of the specification) with MIPI I3C $^{SM}$  SDR embedded features:

- CCC command
- Direct CCC communication (SET and GET)
- Broadcast CCC communication
- Private communications
- · Private read and write for single byte
- Multiple read and write
- In-band interrupt request
- Slave reset pattern
- Group address
- Asynchronous modes 0 and 1
- Synchronous mode
- Error detection and recovery methods (S0-S6)

# 7.3.1 MIPI I3C<sup>SM</sup> CCC supported commands

The list of MIPI I3CSM CCC commands supported by the device is detailed in the following table.

Table 17. MIPI I3CSM CCC commands

Command	Command code	Default	Description					
ENTDAA	0x07		DAA procedure					
SETDASA	0x87		Assign dynamic address using static address 0x5C/0x5D depending on SA0 pin					
ENEC	0x80 / 0x00		Slave activity control (direct and broadcast)					
DISEC	0x81/ 0x01		Slave activity control (direct and broadcast)					
ENTAS0	0x82 / 0x02		Enter activity state (direct and broadcast)					
SETXTIME	0x98 / 0x28		Timing information exchange					
		0x07						
GETXTIME	0x99	0x00	Timing information exchange					
GLIXIIVIL	0.099	0x0C	mining information excitatings					
		0x92						
RSTDAA	0x06		Reset the assigned dynamic address (broadcast only)					
SETMWL	0x89 / 0x08		Define maximum write length during private write (direct and broadcast)					
SETMRL	0x8A / 0x09		Define maximum read length during private read (direct and broadcast)					
SETNEWDA	0x88		Change dynamic address					
		0x00						
GETMWL	0x8B	80x0	Get maximum write length during private write					
		(2 byte)						
		0x00						
GETMRL	0x8C	0x10	Get maximum read length during private read					
GETWIRL	UXOC	0x05	Get maximum read length during private read					
		(3 byte)						
GETPID	0x8D	0x02	SA0 = 1					
GETFID	UXOL	80x0	3A0 - 1					

DS13317 - Rev 1 page 23/51



Command	Command code	Default	Description
		0x00	
		0xB4	
		0x90	
		0x0B	
GETPID	0x8D	0x02	
OLITID	OXOD	0x08	
		0x00	SA0 = 0
		0xB4	SAU - 0
		0x10	
		0x0B	
GETBCR	0x8E	0x07	Bus characteristics register
GLIBOR	UXOL	(1 byte)	Bus characteristics register
GETDCR	0x8F	0x62 default	MIPI I3C <sup>SM</sup> device characteristics register
		0x00	
GETSTATUS	0x90	0x00	Status register
		(2 byte)	
GETMXDS	0x94	0x08	Datum maximum write and road aread
GETWADS	0x94	0x60	Return maximum write and read speed
		0x00	
GETCAPS	0x95	0x11	Dravide information about device canabilities and supported outended features
GETCAPS	0x95	0x18	Provide information about device capabilities and supported extended features
		0x00	
SETGRPA	0x9B		Group address assignment command
RSTGRPA	0x2C/0x9C		Reset the group address
RSTACT	0x9A/0x2A		Configure slave reset action

# 7.3.2 Overview of anti-spike filter management

The device acts as a standard I<sup>2</sup>C target as long as it has an I<sup>2</sup>C static address. The device is capable of detecting and disabling the I<sup>2</sup>C anti-spike filter after detecting the broadcast address (7'h7E/W). In order to guarantee proper behavior of the device, the I3C master must emit the first START, 7'h7E/W at open-drain speed using I<sup>2</sup>C fast mode plus reference timing.

After detecting the broadcast address, the device can receive the I3C dynamic address following the I3C push-pull timing. If the device is not assigned a dynamic address, then the device will continue to operate as an I<sup>2</sup>C device with no anti-spike filter. For the case in which the host decides to keep the device as I<sup>2</sup>C with anti-spike filter, there is a configuration required to keep the anti-spike filter active. This configuration is done by writing the ASF\_ON bit to '1' in the I3C\_IF\_CTRL (19h) register. This configuration forces the anti-spike filter to always be turned on instead of being managed by the communication on the bus.

DS13317 - Rev 1 page 24/51



# 8 Register mapping

The following table provides a quick overview of the 8-bit registers embedded in the device.

Table 18. Registers address map

	_	Register address	Default	Function and comment
Name	Type	Hex	Hex	
Reserved		00 – 0A	-	Reserved
INTERRUPT_CFG	R/W	0B	00h	Interrupt register
THS_P_L	R/W	0C	00h	
THS_P_H	R/W	0D	00h	Pressure threshold registers
IF_CTRL	R/W	0E	00h	Interface control register
WHO_AM_I	R	0F	B4h	Who am I
CTRL_REG1	R/W	10	00h	
CTRL_REG2	R/W	11	00h	
CTRL_REG3	R/W	12	01h	Control registers
CTRL_REG4	R/W	13	00h	
FIFO_CTRL	R/W	14	00h	
FIFO_WTM	R/W	15	00h	FIFO configuration registers
REF_P_L	R	16	00h	
REF_P_H	R	17	00h	Reference pressure registers
Reserved		18	-	Reserved
I3C_IF_CTRL	R/W	19	80h	Interface configuration register
RPDS_L	R/W	1A	00h	D
RPDS_H	R/W	1B	00h	Pressure offset registers
Reserved		1C-23	-	Reserved
INT_SOURCE	R	24	Output	Interrupt register
FIFO_STATUS1	R	25	Output	FIFO status as sistens
FIFO_STATUS2	R	26	Output	FIFO status registers
STATUS	R	27	Output	Status register
PRESSURE_OUT_XL	R	28	Output	
PRESSURE_OUT_L	R	29	Output	Pressure output registers
PRESSURE_OUT_H	R	2A	Output	-
TEMP_OUT_L	R	2B	Output	Tanananah na antan dan dan dan
TEMP_OUT_H	R	2C	Output	Temperature output registers
Reserved	erved 2D - 77 -		-	Reserved
FIFO_DATA_OUT_PRESS_XL	R	78	Output	
FIFO_DATA_OUT_PRESS_L	R	79	Output	FIFO pressure output registers
FIFO_DATA_OUT_PRESS_H	R	7A	Output	

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.

DS13317 - Rev 1 page 25/51



To guarantee the proper behavior of the device, all register addresses not listed in the above table must not be accessed and the content stored in those registers must not be changed.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

DS13317 - Rev 1 page 26/51



# 9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve pressure and temperature data. The register address, made up of 7 bits, is used to identify them and to read/write the data through the serial interface.

# 9.1 INTERRUPT\_CFG (0Bh)

Interrupt mode for pressure acquisition configuration (R/W)

7	6	5	4	3	2	1	0
AUTOREFP	RESET_ARP	AUTOZERO	RESET_AZ	-	LIR	PLE	PHE

AUTOREFP	Enable AUTOREFP function. Default value: 0					
AGTORETT	(0: normal mode; 1: AUTOREFP enabled)					
RESET_ARP	Reset AUTOREFP function. Default value: 0					
RESET_ARP	(0: normal mode; 1: reset AUTOREFP function)					
AUTOZERO	Enable AUTOZERO function. Default value: 0					
AUTOZERO	(0: normal mode; 1: AUTOZERO enabled)					
DECET A7	Reset AUTOZERO function. Default value: 0					
RESET_AZ	(0: normal mode; 1: reset AUTOZERO function)					
LIR	Latch interrupt request to the INT_SOURCE (24h) register. Default value: 0					
LIR	(0: interrupt request not latched; 1: interrupt request latched)					
	Enable interrupt generation on pressure low event. Default value: 0					
PLE	(0: disable interrupt request;					
	1: enable interrupt request on pressure value lower than preset threshold)					
	Enable interrupt generation on pressure high event. Default value: 0					
PHE	(0: disable interrupt request;					
	1: enable interrupt request on pressure value higher than preset threshold)					

Referring to Figure 16. "Threshold-based" interrupt event, the LPS28DFW can be set by the user to support the interrupt function when P\_DIFF\_IN (defined below) is higher or lower than the threshold value stored in THS\_P\_L (0Ch) and THS\_P\_H (0Dh).

It is enabled when either the PHE bit or PLE bit (or both bits) = '1'. Then, the differential pressure can be compared to a user-defined threshold stored in the 15-bit THS\_P (0Ch and 0Dh) registers.

The threshold pressure value defined by the user is a 15-bit unsigned value in a 16-bit register composed of THS  $P \perp (0Ch)$  and THS  $P \perp (0Dh)$  The value is:

THS\_P (15-bit unsigned) = Desired interrupt threshold (hPa) x 16 for FS\_mode 1 (up to 1260 hPa)

THS\_P (15-bit unsigned) = Desired interrupt threshold (hPa) x 8 for FS\_mode 2 (up to 4060 hPa)

The PHE and PLE bits in INTERRUPT\_CFG (0Bh) enable the differential pressure interrupt generation on the positive or negative event respectively.

The differential interrupt must be used with AUTOREFP or AUTOZERO mode.

DS13317 - Rev 1 page 27/51



Figure 16. "Threshold-based" interrupt event



To enable **AUTOZERO** mode, the AUTOZERO bit must be set to '1' and then the measured pressure value is used as the reference and stored in the register REF\_P (REF\_P\_L (16h), REF\_P\_H (17h)). From this point on, the output pressure value (PRESS\_OUT\_XL (28h), PRESS\_OUT\_L (29h), PRESS\_OUT\_H (2Ah)) is updated with the difference between the measured pressure and REF\_P.

- P\_DIFF\_IN = measured pressure REF\_P
- PRESS\_OUT = measured pressure REF\_P

After the first conversion, the AUTOZERO bit is automatically set back to '0'. In order to return back to normal mode, the RESET\_AZ bit in the INTERRUPT\_CFG (0Bh) register has to be set to '1'. This also resets the content of the REF\_P registers to 0.

AUTOREFP mode allows using the pressure differential for the generation of the interrupt keeping the output pressure registers PRESS\_OUT (PRESS\_OUT\_XL (28h), PRESS\_OUT\_L (29h), PRESS\_OUT\_L (29h)) without comparing REF\_P. If the AUTOREFP bit is set to '1', the measured output pressure is used as the reference in the register REF\_P (REF\_P\_L (16h), REF\_P\_H (17h)) for interrupt generation with following:

P\_DIFF\_IN = measured pressure - REF\_P

The output registers PRESS\_OUT (28h, 29h and 2Ah) are not changed by REF\_P and shows as follows.

PRESS\_OUT = measured pressure

After the first conversion, the AUTOREFP bit is automatically set to '0'. In order to return back to normal mode, the RESET\_ARP bit has to be set to '1'.

DS13317 - Rev 1 page 28/51



# 9.2 THS\_P\_L (0Ch)

User-defined threshold value for pressure interrupt event (least significant bits) (R/W)

7	6	5	4	3	2	1	0
THS7	THS6	THS5	THS4	THS3	THS2	THS1	THS0

THS[7:0] This register contains the low part of threshold value for pressure interrupt generation. Default value: 00h

The threshold value for pressure interrupt generation is a 15-bit unsigned right-justified value composed of THS\_P\_H (0Dh) and THS\_P\_L (0Ch). The value is expressed as:

THS\_P (15-bit unsigned) = Desired interrupt threshold (hPa) x 16 for FS\_mode 1 (up to 1260 hPa)

THS\_P (15-bit unsigned) = Desired interrupt threshold (hPa) x 8 for FS\_mode 2 (up to 4060 hPa)

To enable the interrupt event based on this user-defined threshold, the PHE bit or PLE bit (or both bits) in INTERRUPT\_CFG (0Bh) has to be enabled.

# 9.3 THS P H (0Dh)

User-defined threshold value for pressure interrupt event (most significant bits) (R/W)

7	6	5	4	3	2	1	0
-	THS14	THS13	THS12	THS11	THS10	THS9	THS8

THS[14:8] This register contains the high part of threshold value for pressure interrupt generation. Default value: 00h Refer to THS\_P\_L (0Ch).

# 9.4 IF\_CTRL (0Eh)

Interface control register (R/W)

7	6	5	4	3	2	1	0
INT_EN_I3C	0	0	SDA_PU_EN	0	INT_PD_DIS	-	-

INT EN I3C	Enable INT_DRDY pin with MIPI I3CSM. If the INT_EN_I3C bit is set, the INT_DRDY pin is polarized as OUT. Default value: 0
IIVI_LIV_ISC	(0: INT_DRDY pin disabled with MIPI I3C <sup>SM</sup> ; 1: INT_DRDY pin enabled with MIPI I3C <sup>SM</sup> )
CDA DII EN	Enable pull-up on the SDA pin. Default value: 0
SDA_PU_EN	(0: SDA pin pull-up disconnected; 1: SDA pin with pull-up)
INT DD DIG	Disable pull down on the INT_DRDY pin. Default value: 0
INT_PD_DIS	(0: INT_DRDY pin with pull-down; 1: INT_DRDY pin pull-down disconnected)

# 9.5 WHO AM I (0Fh)

Device Who am I

7	6	5	4	3	2	1	0
1	0	1	1	0	1	0	0

DS13317 - Rev 1 page 29/51



# 9.6 CTRL\_REG1 (10h)

Control register 1 (R/W)

7	6	5	4	3	2	1	0
0	ODR3	ODR2	ODR1	ODR0	AVG2	AVG1	AVG0

ODR[3:0]	Output data rate selection. Default value: 0000 Refer to Table 19.
AVG[2:0]	Average selection. Default value: 000  Refer to Table 20.

Table 19. Output data rate bit configurations

ODR[3:0]	ODR of pressure, temperature
0000	One-shot
0001	1 Hz
0010	4 Hz
0011	10 Hz
0100	25 Hz
0101	50 Hz
0110	75 Hz
0111	100 Hz
1xxx	200 Hz

Table 20. Averaging selection

AVG[2:0]	Averaging of pressure and temperature
000	4
001	8
010	16
011	32
100	64
101	128
111	512

The power consumption of the LPS28DFW mainly depends on the selected ODR (output data rate) and on the selected resolution. The user can select the desired ODR and the oversampling frequency for pressure measurements in the CTRL\_REG1 (10h) register. The ODR[6:3] bits are dedicated to the ODR selection, while the AVG[2:0] bits are used to configure the resolution.

DS13317 - Rev 1 page 30/51



The following table summarizes the current consumption at different ODRs and AVG resolution.

Table 21. Power consumption

	One-shot mode			Continuous mode – current consumption (µA) vs. ODR							
AVG	Current consumption (μA) @ 1 Hz	ODR Max	1 Hz	4 Hz	10 Hz	25 Hz	50 Hz	75 Hz	100 Hz	200 Hz	
512	32.2	25	32.8	126.8	314.4	783.8	-	-	-	-	
128	9.4	75	10	35.6	86.7	214.3	427	639.8	-	-	
64	5.6	100	6.3	20.4	48.7	119.4	237.2	355	472.8	-	
32	3.7	200	4.4	12.8	29.8	71.9	142.2	212.6	282.9	564.4	
16	2.7	300	3.5	9	20.2	48.2	94.8	141.4	188	374	
8	2	400	2.7	6	12.6	29.1	56.5	84.2	111.5	221.7	
4	1.7	500	2.5	5	10.2	23.2	44.7	66.2	87.8	174	

The noise performance of LPS28DFW is also defined as depending on the ODR and selected resolution and its performance is a trade-off between the power consumption and resolution. The noise performance is indicated in the following table.

Table 22. Noise performance

		FS = 1260 hPa		FS = 4060 hPa				
AVG	P	Pressure noise (Pa <sub>rm</sub>	s)	Pressure noise (Pa <sub>rms</sub> )				
	ODR/2	ODR/4	ODR/9	ODR/2	ODR/4	ODR/9		
512	0.56	0.42	0.32	1.15	0.76	0.57		
128	0.86	0.63	0.46	2.03	1.43	1.02		
64	1.14	0.83	0.58	2.77	1.95	1.44		
32	1.50	1.10	0.80	3.78	2.77	1.98		
16	2.10	1.54	1.03	5.35	3.84	2.81		
8	2.88	2.05	1.45	7.44	5.27	3.84		
4	3.80	2.76	1.95	10.23	7.33	5.28		

When the ODR bits are set to '0000', the device is in **power-down mode**. When the device is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. The digital interface is still active to allow communication with the device. The content of the configuration registers is preserved and output data registers are not updated, therefore keeping the last data sampled in memory before going into power-down mode.

If the ONESHOT bit in CTRL\_REG2 (11h) is set to '1', **one-shot mode** is triggered and a new acquisition starts when it is required. Enabling this mode is possible only if the device was previously in power-down mode (ODR bits set to '0000'). Once the acquisition is completed and the output registers updated, the device automatically enters in power-down mode. The ONESHOT bit self-clears itself.

When the ODR bits are set to a value different than '0000', the device is in **continuous mode** and automatically acquires a set of data (pressure and temperature) at the frequency selected through the ODR[3:0] bits.

DS13317 - Rev 1 page 31/51





# 9.7 CTRL REG2 (11h)

Control register 2 (R/W)

7	6	5	4	3	2	1	0
воот	FS_MODE	LFPF_CFG	EN_LPFP	BDU	SWRESET	-	ONESHOT

воот	Reboot memory content. Default value: 0
	(0: normal mode; 1: reboot memory content)
ES MODE	Full-scale selection. Default value: 0
FS_MODE	(0: mode 1, full scale up to 1260 hPa; 1: mode 2, full scale up to 4060 hPa)
LFPF CFG	Low-pass filter configuration. Default value: 0
LFFF_CFG	(0: ODR/4; 1: ODR/9)
EN I DED	Enable low-pass filter on pressure data. Default value: 0
EN_LPFP	(0: disable, 1: enable)
	Block data update. Default value: 0
BDU <sup>(1)</sup>	(0: continuous update;
	1: output registers not updated until MSB and LSB have been read)
	Software reset. Default value: 0
SWRESET	(0: normal mode; 1: software reset).
	The bit is self-cleared when the reset is completed.
ONESHOT	Enable one-shot mode. Default value: 0
ONLOTOT	(0: idle mode; 1: a new dataset is acquired)
	(0: continuous update; 1: output registers not updated until MSB and LSB have been read)  Software reset. Default value: 0 (0: normal mode; 1: software reset).  The bit is self-cleared when the reset is completed.  Enable one-shot mode. Default value: 0

To guarantee the correct behavior of the BDU feature, PRESS\_OUT\_H (2Ah) must be the last address read.

The BOOT bit is used to refresh the content of the internal registers stored in the non-volatile memory block. At device power-up, the content of the non-volatile memory block is transferred to the internal registers related to the trimming functions to allow correct behavior of the device itself. If for any reason the content of the trimming registers is modified, it is sufficient to use this bit to restore the correct values. When the BOOT bit is set to '1', the content of the internal non-volatile memory block is copied into the corresponding internal registers and is used to calibrate the device. These values are factory trimmed and they are different for every device. They allow the correct behavior of the device and normally they should not be changed. At the end of the boot process, the BOOT bit is set again to '0' by hardware. The BOOT bit takes effect immediately after it is set to 1.

The SWRESET bit resets the volatile registers to the default value. It returns to '0' by hardware.

The ONESHOT bit is used to start a new conversion when the ODR[3:0] bits in CTRL\_REG1 (10h) are set to '0000'. Writing a '1' to ONESHOT triggers a single measurement of pressure and temperature. Once the measurement is done, the ONESHOT bit will self-clear, the new data are available in the output registers, and the STATUS (27h) bits are updated.

DS13317 - Rev 1 page 32/51



# 9.8 CTRL\_REG3 (12h)

Control register 3 (R/W)

7	6	5	4	3	2	1	0
0	0	0	0	INT_H_L	0	PP_OD	IF_ADD_INC

INT_H_L	Select interrupt active-high, active-low. Default value: 0
	(0: active-high; 1: active-low)
PP_OD	Push-pull/open-drain selection on interrupt pin. Default value: 0
11_00	(0: push-pull; 1: open-drain)
IF_ADD_INC	Register address automatically incremented during a multiple byte access with a serial interface (I <sup>2</sup> C or I3C). Default value: 1
II _ADD_INC	(0: disable, 1: enable)

The INT\_H\_L bit selects an interrupt active-high/low value.

The PP\_OD bit selects push-pull/open-drain on the interrupt pin.

The IF\_ADD\_INC bit enables the address to be automatically incremented during a multiple byte access with a serial interface (I²C or I3C).

DS13317 - Rev 1 page 33/51





# 9.9 CTRL\_REG4 (13h)

Control register 4 (R/W)

7	6	5	4	3	2	1	0
0	DRDY_PLS	DRDY	INT_EN	-	INT_F_FULL	INT_F_WTM	INT_F_OVR

DRDY_PLS <sup>(1)</sup>	Data-ready pulsed on INT_DRDY pin. Default value: 0 (0: disable; 1: enable data-ready pulsed on INT_DRDY pin, pulse width around 5 µs)					
DRDY	Date-ready signal on INT_DRDY pin. Default value: 0 (0: disable; 1: enable)					
INT_EN	Interrupt signal on INT_DRDY pin. Default value: 0 (0: disable; 1: enable)					
INT_F_FULL	FIFO full flag on INT_DRDY pin. Default value: 0 (0: FIFO empty; 1: FIFO full with 128 unread samples)					
INT_F_WTM	FIFO threshold (watermark) status on INT_DRDY pin. Default value: 0 (0: FIFO is lower than WTM level; 1: FIFO is equal to or higher than WTM level)					
INT_F_OVR	FIFO overrun status on INT_DRDY pin. Default value: 0 (0: not overwritten; 1: at least one sample in the FIFO has been overwritten)					

<sup>1.</sup> This bit is used together with the DRDY bit and it can be ignored if DRDY=0.

CTRL\_REG4 (13h) New data set is available DRDY DRDY\_PLS INT\_F\_WTM FIFO Threshold (Watermark) INT\_DRDY FIFO Overrun INT\_F\_OVR pin FIFO Full INT\_F\_FULL Pressure higher than threshold PHE INT\_EN PLE Pressure lower than threshold INTERRUPT\_CFG (0Bh)

Figure 17. Interrupt events on INT\_DRDY pin

DS13317 - Rev 1 page 34/51



# 9.10 FIFO\_CTRL (14h)

FIFO control register (R/W)

7	6	5	4	3	2	1	0
0	0	0	0	STOP_ON_WTM	TRIG_MODES	F_MODE1	F_MODE0

STOP_ON_WTM	Stop-on-FIFO watermark. Enables FIFO watermark level use. Default value: 0 (0: disable; 1: enable)
TRIG_MODES	Enables triggered FIFO modes. Default value: 0
E MODEI1:01	Selects triggered FIFO modes. Default value: 00
F_MODE[1:0]	Refer to Table 23.

Table 23. FIFO mode selection

TRIG_MODES	F_MODE[1:0]	Mode
х	00	Bypass
0	01	FIFO mode
0	1x	Continuous (dynamic-stream)
1	01	Bypass-to-FIFO
1	10	Bypass-to-continuous (dynamic-stream)
1	11	Continuous (dynamic-stream)-to-FIFO

The STOP\_ON\_WTM bit enables the use of the FIFO watermark level: when the number of samples in FIFO is equal to the watermark level (set using the WTM[4:0] bits in FIFO\_WTM (15h)) then FIFO is full.

The TRIG\_MODES bit enables the triggered FIFO modes.

The F\_MODE[1:0] bits are used to select one of the FIFO modes, as described in Table 23.

Output pressure data are read through FIFO\_DATA\_OUT\_PRESS\_XL (78h), FIFO\_DATA\_OUT\_PRESS\_L (79h) and FIFO\_DATA\_OUT\_PRESS\_H (7Ah); both single read and multiple read operations can be used.

# 9.11 FIFO\_WTM (15h)

FIFO threshold setting register (R/W)

7	6	5	4	3	2	1	0
0	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0

WTM[6:0] FIFO threshold. Watermark level setting. Default value: 0000000

DS13317 - Rev 1 page 35/51



# 9.12 REF\_P\_L (16h)

Reference pressure LSB data (R)

7	6	5	4	3	2	1	0
REFP7	REFP6	REFP5	REFP4	REFP3	REFP2	REFP1	REFP0

REFP[7:0] This register contains the low part of the reference pressure value. Default value: 00000000

The reference pressure value is 16-bit data and it is composed of REF\_P\_H (17h) and REF\_P\_L (16h). The value is expressed as 2's complement.

The reference pressure value is stored and used when the AUTOZERO or AUTOREFP function is enabled. Please refer to the INTERRUPT\_CFG (0Bh) register description.

# 9.13 REF\_P\_H (17h)

Reference pressure MSB data (R)

7	6	5	4	3	2	1	0
REFP15	REFP14	REFP13	REFP12	REFP11	REFP10	REFP9	REFP8

REFP[15:8] This register contains the high part of the reference pressure value. Default value: 00000000

# 9.14 I3C\_IF\_CTRL (19h)

Control register (R/W)

7	6	5	4	3	2	1	0
1	0	ASF_ON	0	0	0	I3C_Bus_ Avb_Sel1	I3C_Bus_ Avb Sel0

	Enable anti-spike filters. Default value: 0
ASF_ON	(0: anti-spike filters are managed by protocol and turned off after the broadcast address;
	1: anti-spike filters on SCL and SDA lines are always enabled)
	These bits are used to select the bus available time when I3C IBI is used. Default value: 00
	(00: bus available time equal to 50 μsec;
I3C_Bus_Avb_Sel[1:0]	01: bus available time equal to 2 µsec;
	10: bus available time equal to 1 msec;
	11: bus available time equal to 25 msec)

DS13317 - Rev 1 page 36/51



#### 9.15 RPDS\_L (1Ah)

Pressure offset (LSB data)


7	6	5	4	3	2	1	0
RPDS7	RPDS6	RPDS5	RPDS4	RPDS3	RPDS2	RPDS1	RPDS0

RPDS[7:0] This register contains the low part of the pressure offset value. Default value: 00000000

The pressure offset value is 16-bit data that can be used to implement one-point calibration (OPC) after soldering. This value is composed of RPDS H (1Bh) and RPDS L (1Ah). The value is expressed as 2's complement.

The customer can perform a one-point calibration after soldering (recommended) and the offset coefficient can be stored for OPC in register RPDS (1Ah, 1Bh). These stored offset values are directly added to the compensated pressure data in the block diagram below. To give better flexibility to the user, the OPC value can be written twice in the same register map. For further details, refer to the application note.

Figure 18. One-point calibration



#### 9.16 RPDS\_H (1Bh)

Pressure offset (MSB data)

7	6	5	4	3	2	1	0
RPDS15	RPDS14	RPDS13	RPDS12	RPDS11	RPDS10	RPDS9	RPDS8

RPDS[15:8] This register contains the high part of the pressure offset value. Default value: 00000000

DS13317 - Rev 1 page 37/51



# 9.17 INT\_SOURCE (24h)

Interrupt source (read only) register for differential pressure. A read at this address clears the INT\_SOURCE register itself.

7	6	5	4	3	2	1	0
BOOT_ON	0	0	0	0	IA	PL	PH

BOOT_ON	Indication that Boot (reboot) phase is running. (0: boot phase not running; 1: boot phase is running)
IA	Interrupt active. (0: no interrupt has been generated; 1: one or more interrupt events have been generated)
PL	Differential pressure Low. (0: no interrupt has been generated; 1: low differential pressure event has occurred)
PH	Differential pressure High. (0: no interrupt has been generated; 1: high differential pressure event has occurred)

# 9.18 FIFO\_STATUS1 (25h)

FIFO status register (read only)

7	6	5	4	3	2	1	0
FSS7	FSS6	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0

	FIFO stored data level, number of unread samples stored in FIFO.
FSS[7:0]	(00000000: FIFO empty; 10000000: FIFO full, 128 unread samples)

# 9.19 FIFO\_STATUS2 (26h)

FIFO status register (read only)

7	6	5	4	3	2	1	0
FIFO_WTM_	IA FIFO_OVR_IA	FIFO_FULL_IA	-	-	-	-	-

	FIFO threshold (watermark) status. Default value: 0
FIFO_WTM_IA	(0: FIFO filling is lower than threshold level;
	1: FIFO filling is equal or higher than threshold level)
	FIFO overrun status. Default value: 0
FIFO_OVR_IA	(0: FIFO is not completely full;
	1: FIFO is full and at least one sample in the FIFO has been overwritten)
	FIFO full status. Default value: 0
FIFO_FULL_IA	(0: FIFO is not completely filled;
	1: FIFO is completely filled, no samples overwritten)

DS13317 - Rev 1 page 38/51



#### 9.20 STATUS (27h)

Status register (read only)

7	6	5	4	3	2	1	0
-	-	T_OR	P_OR	-	-	T_DA	P_DA

	Temperature data overrun.
T_OR	(0: no overrun has occurred;
	1: new data for temperature has overwritten the previous data)
	Pressure data overrun.
P_OR	(0: no overrun has occurred;
	1: new data for pressure has overwritten the previous data)
	Temperature data available.
T_DA	(0: new data for temperature is not yet available;
	1: new temperature data is generated)
	Pressure data available.
P_DA	(0: new data for pressure is not yet available;
	1: new pressure data is generated)

This register is updated every ODR cycle.

# 9.21 PRESS\_OUT\_XL (28h)

Pressure output value LSB data (read only)

7	6	5	4	3	2	1	0
POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0

POUT[7:0] This register contains the low part of the pressure output value.

The pressure output value is a 24-bit data that contains the measured pressure. It is composed of PRESS\_OUT\_H (2Ah), PRESS\_OUT\_L (29h) and PRESS\_OUT\_XL (28h). The value is expressed as 2's complement.

The output pressure register **PRESS\_OUT** is provided as the difference between the measured pressure and the content of the register RPDS (18h, 19h).

This register contains the pressure value and the resolution is: 1 LSB = 1/4096 hPa (when FS\_MODE = 0), otherwise 1 LSB = 1/2048 hPa (when FS\_MODE = 1). Please refer to Section 4.5 Interpreting pressure readings for additional information.

## 9.22 PRESS\_OUT\_L (29h)

Pressure output value middle data (read only)

7	6	5	4	3	2	1	0
POUT15	POUT14	POUT13	POUT12	POUT11	POUT10	POUT9	POUT8

POUT[15:8]	This register contains the mid part of the pressure output value.
	Refer to PRESS_OUT_XL (28h)

DS13317 - Rev 1 page 39/51





## 9.23 PRESS\_OUT\_H (2Ah)

Pressure output value MSB data (read only)

7	6	5	4	3	2	1	0
POUT23	POUT22	POUT21	POUT20	POUT19	POUT18	POUT17	POUT16

POUT[23:16]

This register contains the high part of the pressure output value.

Refer to PRESS\_OUT\_XL (28h)

#### 9.24 TEMP OUT L (2Bh)

Temperature output value LSB data (read only)

7	6	5	4	3	2	1	0
TOUT7	TOUT6	TOUT5	TOUT4	TOUT3	TOUT2	TOUT1	TOUT0

TOUT[7:0] This register contains the low part of the temperature output value.

The temperature output value is 16-bit data that contains the measured temperature. It is composed of TEMP\_OUT\_H (2Ch), and TEMP\_OUT\_L (2Bh). The value is expressed as 2's complement.

This register contains the temperature value and the resolution is: 1LSB = 0.01 °C.

#### 9.25 TEMP OUT H (2Ch)

Temperature output value MSB data (read only)

7	6	5	4	3	2	1	0
TOUT15	TOUT14	TOUT13	TOUT12	TOUT11	TOUT10	TOUT9	TOUT8

TOUT[15:8] This register contains the high part of the temperature output value.

#### 9.26 FIFO\_DATA\_OUT\_PRESS\_XL (78h)

FIFO pressure output LSB data (read only)

7	6	5	4	3	2	1	0
FIFO_P7	FIFO_P6	FIFO_P5	FIFO_P4	FIFO_P3	FIFO_P2	FIFO_P1	FIFO_P0

FIFO\_P[7:0] Pressure LSB data in FIFO buffer

## 9.27 FIFO\_DATA\_OUT\_PRESS\_L (79h)

FIFO pressure output middle data (read only)

7	6	5	4	3	2	1	0
FIFO_P15	FIFO_P14	FIFO_P13	FIFO_P12	FIFO_P11	FIFO_P10	FIFO_P9	FIFO_P8

FIFO_P[18	5:8]	Pressure middle data in FIFO buffer	

DS13317 - Rev 1 page 40/51



# 9.28 FIFO\_DATA\_OUT\_PRESS\_H (7Ah)

FIFO pressure output MSB data (read only)

7	6	5	4	3	2	1	0
FIFO_P23	FIFO_P22	FIFO_P21	FIFO_P20	FIFO_P19	FIFO_P18	FIFO_P17	FIFO_P16

FIFO\_P[23:16] Pressure MSB data in FIFO buffer

DS13317 - Rev 1 page 41/51




# 10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

# 10.1 CCLGA-7L package information

Figure 19. CCLGA-7L (2.8 x 2.8 x 1.95 mm typ.) package outline and mechanical dimensions





Dimensions arein millimeter unless otherwise specified General Tolerance is +/ -0.1 0mm unless otherwise specified

#### **OUTER DIMENSIONS**

ITEM	DIMENSION [mm]	TOLERANCE [mm]
Length [L]	2.8	±0.15
Width [W]	2.8	±0.15
Height [H]	2.1 MAX	/


DM00688938\_2

DS13317 - Rev 1 page 42/51



#### **CCLGA-7L** packing information 10.2

Figure 20. Carrier tape information for CCLGA-7L package




NOTES:

1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2

2. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE.

3. 40 AND B0 ARE MEASURED ON A PLANE AT A DISTANCE "R" ABOVE THE BOTTOM OF THE POCKET.

Figure 21. CCLGA-7L package orientation in carrier tape



User Direction of Feed

DS13317 - Rev 1 page 43/51



A 40mm min.
Access hole at slot location

Tape slot in core for tape start 2.5mm min. width

Figure 22. Reel information for carrier tape of CCLGA-7L package

Table 24. Reel dimensions for carrier tape of CCLGA-7L package

Reel dimensions (mm)						
A (max)	330					
B (min)	1.5					
С	13 ±0.25					
D (min)	20.2					
N (min)	60					
G	12.4 +2/-0					
T (max)	18.4					

DS13317 - Rev 1 page 44/51



# **Revision history**

Table 25. Document revision history

Date	Version	Changes
15-Dec-2021	1	Initial release

DS13317 - Rev 1 page 45/51



# **Contents**

1	Bloc	ck diagrams	2
2	Pin	description	3
3	Mec	hanical and electrical specifications	4
	3.1	Mechanical characteristics	4
	3.2	Electrical characteristics	6
	3.3	Communication interface characteristics	7
		3.3.1 I <sup>2</sup> C - inter-IC control interface	7
	3.4	Absolute maximum ratings	8
4	Fun	ctionality	9
	4.1	Sensing element	9
	4.2	IC interface	9
	4.3	Factory calibration	9
	4.4	Device structure	10
	4.5	Interpreting pressure readings	11
	4.6	Interpreting temperature readings	12
5	FIFC	D	13
	5.1	Bypass mode	13
	5.2	FIFO mode	14
	5.3	Continuous (dynamic-stream) mode	15
	5.4	Bypass-to-FIFO mode	16
	5.5	Bypass-to-continuous (dynamic-stream) mode	17
	5.6	Continuous (dynamic-stream)-to-FIFO mode	18
	5.7	Retrieving data from FIFO	18
6	Арр	lication hints	19
	6.1	Soldering information	20
7	Digi	tal interfaces	21
	7.1	Serial interfaces	21
	7.2	I <sup>2</sup> C serial interface	21
		7.2.1 I <sup>2</sup> C operation	21



	7.3	MIPI I	3C <sup>SM</sup> slave interface	. 23
		7.3.1	MIPI I3CSM CCC supported commands	. 23
		7.3.2	Overview of anti-spike filter management	. 24
8	Regi	ster ma	apping	.25
9	Regi	ster de	escription	.27
	9.1	INTER	RRUPT_CFG (0Bh)	. 27
	9.2	THS_F	P_L (0Ch)	. 29
	9.3	THS_F	P_H (0Dh)	. 29
	9.4	IF_CT	RL (0Eh)	. 29
	9.5	WHO_	_AM_I (0Fh)	. 29
	9.6	CTRL_	_REG1 (10h)	. 30
	9.7	CTRL_	_REG2 (11h)	. 32
	9.8	CTRL_	_REG3 (12h)	. 33
	9.9	CTRL_	_REG4 (13h)	. 34
	9.10	FIFO_	_CTRL (14h)	. 35
	9.11	FIFO_	_WTM (15h)	. 35
	9.12	REF_F	P_L (16h)	. 36
	9.13	REF_I	P_H (17h)	. 36
	9.14	I3C_IF	F_CTRL (19h)	. 36
	9.15	RPDS	S_L (1Ah)	. 37
	9.16	RPDS	S_H (1Bh)	. 37
	9.17	INT_S	SOURCE (24h)	. 38
	9.18	FIFO_	_STATUS1 (25h)	. 38
	9.19	FIFO_	_STATUS2 (26h)	. 38
	9.20	STATU	JS (27h)	. 39
	9.21	PRES	S_OUT_XL (28h)	. 39
	9.22	PRES	S_OUT_L (29h)	. 39
	9.23	PRES	S_OUT_H (2Ah)	.40
	9.24	TEMP	P_OUT_L (2Bh)	. 40
	9.25	TEMP	P_OUT_H (2Ch)	. 40
	9.26	FIFO_	_DATA_OUT_PRESS_XL (78h)	. 40



	9.27	FIFO_DATA_OUT_PRESS_L (79h)	. 40		
	9.28	FIFO_DATA_OUT_PRESS_H (7Ah)	.41		
10	Pack	age information	.42		
	10.1	CCLGA-7L package information	. 42		
	10.2	CCLGA-7L packing information	. 43		
Revision history					
Con	tents		.46		
List	of tab	ıles	.49		
iet of figures			50		



# **List of tables**

Table 1.	Pin description	. 3
Table 2.	Pressure and temperature sensor characteristics	. 4
Table 3.	Absolute pressure accuracy at different full-scale modes	. 5
Table 4.	Electrical characteristics	. 6
Table 5.	DC characteristics	. 6
Table 6.	I <sup>2</sup> C slave timing values	. 7
Table 7.	Absolute maximum ratings	. 8
Table 8.	Potting gel properties	10
Table 9.	Metal lid and pin 7 connections	19
Table 10.	Serial interface pin description	21
Table 11.	I <sup>2</sup> C terminology	21
Table 12.	SAD + read/write patterns	22
Table 13.	Transfer when master is writing one byte to slave	22
Table 14.	Transfer when master is writing multiple bytes to slave	22
Table 15.	Transfer when master is receiving (reading) one byte of data from slave	22
Table 16.	Transfer when master is receiving (reading) multiple bytes of data from slave	22
Table 17.	MIPI I3C <sup>SM</sup> CCC commands	23
Table 18.	Registers address map	25
Table 19.	Output data rate bit configurations	30
Table 20.	Averaging selection	30
Table 21.	Power consumption	31
Table 22.	Noise performance	31
Table 23.	FIFO mode selection	35
Table 24.	Reel dimensions for carrier tape of CCLGA-7L package	44
Table 25.	Document revision history	45



# **List of figures**

Figure 1.	Device architecture block diagram	. 2
Figure 2.	Digital logic	. 2
Figure 3.	Pin connections (bottom view)	. 3
Figure 4.	I <sup>2</sup> C slave timing diagram	. 7
Figure 5.	LPS28DFW internal structure	10
Figure 6.	Pressure readings	11
Figure 7.	Temperature readings	12
Figure 8.	Bypass mode	13
Figure 9.	FIFO mode	14
Figure 10.	Continuous (dynamic-stream) mode	15
Figure 11.	Bypass-to-FIFO mode	16
Figure 12.	Bypass-to-continuous (dynamic-stream) mode	17
Figure 13.	Continuous (dynamic-dtream)-to-FIFO mode	18
Figure 14.	LPS28DFW electrical connections	19
Figure 15.	LPS28DFW power-off sequence	20
Figure 16.	"Threshold-based" interrupt event	28
Figure 17.	Interrupt events on INT_DRDY pin	34
Figure 18.	One-point calibration	37
Figure 19.	CCLGA-7L (2.8 x 2.8 x 1.95 mm typ.) package outline and mechanical dimensions	42
Figure 20.	Carrier tape information for CCLGA-7L package	
Figure 21.	CCLGA-7L package orientation in carrier tape	43
Figure 22.	Reel information for carrier tape of CCLGA-7L package	44



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS13317 - Rev 1 page 51/51

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

LPS28DFWTR