

# ARM Assembly Operations

## Simplest Complete Program

Compile with `gcc -o filename filename.s` and then run with `./filename`

```
.global main
main:
    mov r7, #1          @exit system call
    svc #0
```

## Basic operations

The right column gives the command followed by its arguments. Argument **dr** is the register in which to store the result. Operands **or** must be a register (e.g. **r1**). Operands **oi** can be a register or an immediate (e.g. **#5**). The argument **#0** for **svc** must be this value.

Add	<code>add dr, or, oi</code>
Subtract ( <b>or</b> – <b>oi</b> )	<code>sub dr, or, oi</code>
Reverse subtract ( <b>oi</b> – <b>or</b> )	<code>rsb dr, or, oi</code>
Multiply ( <b>dr</b> and <b>or1</b> cannot be the same)	<code>mul dr, or1, or2</code>
Divide signed numbers <sup>1</sup> ( <b>or1</b> / <b>or2</b> )	<code>sdiv dr, or1, or2</code>
Divide unsigned numbers <sup>1</sup> ( <b>or1</b> / <b>or2</b> )	<code>udiv dr, or1, or2</code>
Copy (from <b>oi</b> to <b>dr</b> )	<code>mov dr, oi</code>
Compare <b>or</b> to <b>oi</b> and set comparison flags	<code>cmp or, oi</code>
Branch to <b>label</b>	<code>b =label</code>
Branch and link	<code>bl =label</code>
Return	<code>ret</code>
System call (see table below)	<code>svc #0</code>

`svc #0` is controlled by the contents of register **r7**:

- 1 Exit program
- 3 Read string (**r2** bytes long) and store using address in **r1**. **r0** must be **#0** (standard input)
- 4 Print string (**r2** bytes long) whose address is stored in **r1**. **r0** must be **#1** (standard output)

## Conditional Suffixes

All instructions can be used conditionally (based on the last call to **cmp**) by adding one of these suffixes.

If flags are set to “equal”	<b>eq</b>
If flags are set to “not equal”	<b>ne</b>
If flags are set to “greater than or equal”	<b>ge</b>
If flags are set to “less than or equal”	<b>le</b>
If flags are set to “greater than”	<b>gt</b>
If flags are set to “less than”	<b>lt</b>
Always execute (suffix has no effect)	<b>al</b>
Never execute (creates a <b>nop</b> )	<b>nv</b>

## Bitwise Instructions

Bitwise and	<code>and dr, or, oi</code>
Bitwise or	<code>orr dr, or, oi</code>
Bitwise exclusive or	<code>eor dr, or, oi</code>
Bit clear	<code>bic dr, or, oi</code>
Logical shift left ( <b>oi</b> must be immediate)	<code>lsl dr, or, oi</code>
Logical shift right ( <b>oi</b> must be immediate)	<code>lsr dr, or, oi</code>
Arithmetic shift right ( <b>oi</b> must be immediate)	<code>asr dr, or, oi</code>
Rotate Right ( <b>oi</b> must be immediate)	<code>ror dr, or, oi</code>

---

<sup>1</sup>Requires the compile flag `-mcpu=cortex-a7` for `gcc`; see <https://forums.raspberrypi.com/viewtopic.php?t=320122>

## Memory instructions

Switch to the text segment	<code>.text</code>
Switch to the data segment	<code>.data</code>
Enter Thumb mode	<code>.thumb</code>
Enter ARM mode	<code>.arm</code>
Store <code>str</code> as a null-terminated string	<code>.asciz "str"</code>
Reserve <code>oi</code> bytes of space ( <code>oi</code> must be immediate)	<code>.space oi</code>
Create word ( <code>or</code> can be a string)	<code>.word or</code>
Load word from <code>address</code>	<code>ldr dr, address</code>
Load address of <code>labelText</code>	<code>ldr dr, =#labelText</code>
Store word at <code>address</code>	<code>str or, address</code>
Load byte from <code>address</code>	<code>ldrb dr, address</code>
Store byte at <code>address</code>	<code>strb or, address</code>
Push register values to the stack	<code>push {reglist}</code>
Pop register values from the stack	<code>pop {reglist}</code>

`address` can have any of the following forms:

address is stored in the register	<code>[or]</code>
address is the sum of register and the value of <code>oi</code>	<code>[or, oi]</code>
address is stored in the register. Increment after loading/storing	<code>[or]!</code>
finds address of the label	<code>=labelText</code>

`reglist` can have any of the following forms:

single register	<code>or</code>
range of registers	<code>or1-or2</code>
list of registers or ranges of registers	<code>or1, or2-or3, or4</code>

## NEON Instructions

Using NEON SIMD requires working with a different set of registers. The registers `d0–d31` are double-word registers that store 64 bits each. The registers `q0–q16` are quad-word registers that store 128 bits each. Note that the `d` and `q` registers are different names for the same data storage; `d0` and `d1` are the two halves of `q0` and so on. Loading and storing into these registers requires special instructions:

Load into NEON `vld1.suf {reglist}, address`

Store from NEON into `address` `vst1.suf {reglist}, address`

where `suf` is a suffix that is the number of bytes to be loaded or stored and `reglist` is a list of registers or ranges of registers (using `d` and `q` registers).

Once you have your data in the NEON registers, you can use standard arithmetic and logic instructions on it with a few alterations: Add the prefix `v` to the instruction, use either `d` or `q` registers as the parameters, and add a suffix to the end. These suffixes give the size of each element (in bits) within the `d` or `q` register: `.8`, `.16`, `.32`, or `.64`. Optionally, you can also add `u` or `i` to specify that each data element is unsigned or signed. For example,

```
vadd.u8 d0, d1, d2
```

adds the four 8-bit unsigned integers stored in `d1` and `d2`, storing the result in `d0`.

To use NEON instructions, you must add the flag `-mfpu=NEON` to the compilation command.