
I/O Subsystem

The Von-Neumann Computer Model

- Partitioning of the computing engine into components:
 - <u>Central Processing Unit (CPU):</u> Control Unit (instruction decode, sequencing of operations), Datapath (registers, arithmetic and logic unit, buses).
 - 2 Memory: Instruction (program) and operand (data) storage.
 - **Input/Output (I/O):** Communication between the CPU/memory and the outside world.

System Architecture = System components and how the components are connected (system interconnects)



System performance depends on many aspects of the system ("limited by weakest link in the chain"): The system performance bottleneck

Input and Output (I/O) Subsystem


• The I/O subsystem provides the mechanism for communication between the CPU and the outside world (I/O devices). Including users

Design factors:

- I/O device characteristics (input, output, storage, etc.)
 /Performance.
- I/O Connection Structure (degree of separation from memory operations). → Isolated I/O System Architecture
- I/O interface (the utilization of dedicated I/O and bus controllers).
- Types of buses/system interconnects (processor-memory vs. I/O buses/interconnects).
- I/O data transfer or synchronization method (programmed I/O, interrupt-driven, DMA).

Components of Total System Execution Time:				
(or response time)	CPU	Memory	I/O	

Typical FSB-Based System Architecture System Architecture = System Components + System Component Interconnects System Bus or Front Side Bus (FSB) CPU **System Interconnects:** CPU-memory bus (CPU-Memory System Interconnect) Microprocessor Chip **Memory Controller** Cache Bus (Chipset North Bridge) (One or more levels) **Back Side Bus** adapter Main (BSB) memory CPU I/O Controller Hub (Chipset South Bridge) i.e. System Core Logic e.g. **Isolated I/O** (I/O System Interconnect) **System Interconnects:** I/O bus **PCI-Express Current System Architecture:** I/O I/O I/O **Isolated I/O:** Separate memory controller controller controller (system) and I/O buses. Graphics Network Disk Disk Thus I/O Subsystem output Two Types of System Interconnects/Buses: 1- CPU-Memory Bus or interconnect 2 – I/O Buses/interfaces



<u>Important issue:</u> Which component creates a <u>system performance bottleneck</u>?

Main Types of Buses/Interconnects in The System

Processor-Memory Bus/Interconnect: | AKA System Bus, Front Side Bus, (FSB)

- Should offer very high-speed (bandwidth) and low latency.
- Matched to the memory system performance to maximize memory-processor bandwidth.
- Usually system design-specific (not an industry standard).
- Examples: Alpha EV6 (AMD K7), Peak bandwidth = $400 \text{ MHz} \times 8 = 3.2 \text{ GB/s}$

Intel GTL+ (P3), Peak bandwidth = $133 \text{ MHz} \times 8 = 1 \text{ GB/s}$

Intel P4, Peak bandwidth = $800 \text{ MHz} \times 8 = 6.4 \text{ GB/s}$

HyperTransport 2.0: 200Mhz-1.4GHz, Peak bandwidth up to 22.8 GB/s

Also Intel's QuickPath Interconnect (QPI) QPI used in Core i7 system architecture

(point-to-point system interconnect not a bus)


Dedicated Links

I/O buses/Interconnects:


Sometimes called I/O channels or interfaces

- Follow bus/interface industry standards.
- Usually formed by I/O interface adapters to handle many types of connected I/O devices.
- Wide range in the data bandwidth and latency
- Not usually interfaced directly to memory instead connected to processormemory bus via a bus adapter (system chipset south bridge). Isolated I/O System Architecture
- Main system I/O bus: PCI, PCI-X, PCI Express **Examples: Storage Interfaces: SATA, PATA, SCSI.**

FSB-Based Single Processor Socket System Architecture




Intel Pentium 4 System Architecture



Intel Core i7 "Nehalem" System Architecture

Intel's QuickPath Interconnect (QPI) Point-to-point system interconnect used instead of Front Side Bus (FSB)

+ Memory controller integrated on processor chip (three DDR3 channels)



(e.g . FSB)

Bus Characteristics

Option	High performance	Low cost/performance
Bus width	Separate address & data lines	Multiplex address & data lines
Data width	Wider is faster (e.g., 64 bits)	Narrower is cheaper (e.g., 16 bits)
Transfer size	Multiple words has less bus overhead	Single-word transfer is simpler
Bus masters	Multiple (requires arbitration)	Single master (no arbitration)
Split	Yes, separate Request and Reply packets gets higher bandwidth (needs multiple masters)	No , continuous transaction? connection is cheaper and has lower latency
Clocking	Synchronous	Asynchronous

Example CPU-Memory System Buses (Front Side Buses, FSBs)

Bus	Summit	Challenge	XDBus	SP	P4
Originator	HP	SGI	Sun	IBM	Intel
Clock Rate (MHz)	60	48	66	111	800
Split transaction?	Yes	Yes	Yes	Yes	Yes
Address lines	48	40	??	??	??
Data lines	128	256	144	128	64
Clocks/transfer	4	5	4	??	??
Peak (MB/s)	960	1200	1056	1700	6400
Master	Multi	Multi	Multi	Multi	Multi
Arbitration	Central	Central	Central	Central	/ Central
Addressing	Physical	Physical	Physical	Physical	/ Physical
Length	13 inches	12 inches	17 inches	?? /	??

FSB Bandwidth matched with single 8-byte channel SDRAM

FSB Bandwidth matched with dual channel PC3200 DDR SDRAM

Main System I/O Bus Example: PCI, PCI-Express

Legacy PCI	Specification	Bus Width (bits)	Bus Frequency (MHz)	Peak Bandwidth (MB/sec)	
	PCI 2.3	32	33.3	133	
	PCI 2.3	64	33.3	266	
	PCI 2.3	64	66.6	533	
	PCI-X 1.0	64	133.3	1066	
Not Implemented Yet	PCI-X 2.0	64	266, 533	2100, 4200	
Formerly Intel's 3GIO	PCI-Express	1-32	???	500-16,000	
Addressing	Physical	PCI Bus Transaction Latency:			
Master	Multi	PCI requires 9 cycles @ 33Mhz (272ns) PCI-X requires 10 cycles @ 133MHz (75ns)			
Arbitration	Central	1 01 71	risquired to eye	(1511)	,

PCI = Peripheral Component Interconnect

Central

Arbitration

Storage IO Interfaces/Buses

EIDE/Parallel ATA (PATA)			SCSI
Data Wi	dth	16 bits	8 or 16 bits (wide)
Clock R	ate U	Jpto 100MHz	10MHz (Fast)
			20MHz (Ultra)
			40MHz (Ultra2)
			80MHz (Ultra3)
			160MHz (Ultra4)
Bus Mas	sters	1	Multiple
Max no.	devices	2	7 (8-bit bus)
			15 (16-bit bus)
Peak Ba	ndwidth	200 MB/s	320MB/s (Ultra4)
Target Application		Desktop	Servers
EIDE = Enhanced Integrated Drive Electronics		tegrated Drive Electronics	SCSI = Small Computer System Interface

ATA = Advanced Technology Attachment


PATA = Parallel ATA SATA = Serial ATA

I/O Data Transfer Methods

- Programmed I/O (PIO): Polling (For low-speed I/O)
 - The I/O device puts its status information in a status register.
 - The processor must periodically check the status register.

Memory-mapped register

- The processor is totally in control and does all the work.
- Very wasteful of processor time.
- Used for low-speed I/O devices (mice, keyboards etc.)
- <u>Interrupt-Driven I/O</u> (For medium-speed I/O):
 - An interrupt line from the I/O device to the CPU is used to generate an I/O interrupt indicating that the I/O device needs CPU attention. (e.g data is ready)
 - The interrupting device places its identity in an interrupt vector.
 - Once an I/O interrupt is detected the current instruction is completed and an I/O interrupt handling routine (by OS) is executed to service the device.
 - Used for moderate speed I/O (optical drives, storage, neworks ..)
 - Allows overlap of CPU processing time and I/O processing time



Overlap of CPU processing Time and I/O processing time

I/O data transfer methods:

Direct Memory Access (DMA) (For high-speed I/O):

- Implemented with a specialized controller that transfers data between an I/O device and memory independent of the processor.
- The DMA controller becomes the bus master and directs reads and writes between itself and memory.
- Interrupts are still used only on completion of the transfer or when an error occurs.
- Even lower CPU overhead, used in high speed I/O (storage, network interfaces)
- Allows <u>more overlap</u> of <u>CPU processing time</u> and <u>I/O processing time</u> than interrupt-driven I/O.

• <u>DMA transfer steps:</u>

- The <u>CPU sets up DMA</u> by supplying device identity, operation, memory address of source and destination of data, the number of bytes to be transferred.
- 2 The DMA controller starts the operation. When the data is available it transfers the data, including generating memory addresses for data to be transferred.
- Once the DMA transfer is complete, the controller <u>interrupts</u> the processor, which determines whether the entire operation is complete.

I/O Interface/Controller

I/O Interface, I/O controller or I/O bus adapter:


- Specific to each type of I/O device/interface standard.
- To the CPU, and I/O device, it consists of a set of control and data <u>registers</u> (usually memory-mapped) within the I/O address space.
- On the I/O device side, it forms a localized I/O bus which can be shared by several I/O devices
 - (e.g IDE, SCSI, USB ...) Industry-standard interfaces

Why?

- Handles I/O details (<u>originally done by CPU</u>) such as:
 - Assembling bits into words,
 - Low-level error detection and correction
 - Accepting or providing words in word-sized I/O registers.
 - Presents a uniform interface to the CPU regardless of I/O device.
 - Handles DMA I/O data transfers.

Low-level I/O Processing off-loaded from CPU

I/O Controller Architecture



I/O: A System Performance Perspective

• CPU Performance: Improvement of ~ 60% per year.

• I/O Sub-System Performance: Limited by *mechanical* delays (disk I/O). Improvement less than 10% per year (IO rate per sec or MB per sec).

• <u>From Amdahl's Law</u>: overall system speed-up is limited by

the slowest component:

If I/O is 10% of current processing time:

• Increasing CPU performance by 10 times

⇒ 5 times system performance increase

(50% loss in performance)

• Increasing CPU performance by 100 times

⇒ ~ 10 times system performance

(90% loss of performance)

Originally: CPU-bound

Originally: I/O = 10% CPU = 90%

I/O CPU

Speedup = 5.2
I/O = 53% CPU = 47%

Speedup = 9.2
I/O = 92% CPU = 8%

After: I/O-bound

• The I/O system performance <u>bottleneck</u> diminishes the benefit of faster CPUs on overall system performance.

System performance depends on many aspects of the system ("limited by weakest link in the chain"): The system performance bottleneck

System & I/O Performance Metrics/Modeling

• <u>Diversity:</u> The variety of I/O devices that can be connected to the system.

I/O Performance Modeling:

• <u>Producer/server Model of I/O:</u> The producer (CPU, human etc.) creates tasks to be performed and places them in a task buffer (queue); the server (I/O device or controller) takes tasks from the queue and performs them.

I/O (or Entire System) Performance Metrics:

- I/O Throughput: The maximum data rate that can be transferred to/from an I/O device or sub-system, or the maximum number of I/O tasks or transactions completed by I/O in a certain period of time
 - **→** Maximized when task queue is never empty (<u>server always busy</u>).
 - <u>I/O Latency or response time</u>: The time an I/O task takes from the time it is placed in the task buffer or queue until the server (I/O system) finishes the task. Includes I/O device serice time and buffer waiting (or queuing time).
 - → Minimized when task queue is always empty (<u>no queuing time</u>).
 Response Time = Service Time + Queuing Time

System & I/O Performance Metrics: Throughput

- Throughput is a measure of speed—the <u>rate</u> at which the I/O or storage system delivers data.
- I/O Throughput is measured in two ways:
- 1 I/O task rate:
 - Measured in:

I/O Tasks/sec

- Accesses/second or,
- Transactions Per Second (TPS) or,
- I/O Operations Per Second (IOPS).
- I/O rate is generally used for applications where the size of each request is small, such as in transaction processing.
- Data rate, measured in bytes/second or megabytes/second (MB/s, GB/s ...).
 - Data rate is generally used for applications where the size of each request is large, such as in <u>scientific</u> and <u>multimedia</u> applications.


System & I/O Performance Metrics: Response time

- Response time measures how long a storage (or I/O) \(\square\) \(\square\) \(\square\) system system takes to process an I/O request and access data.
 - I/O request latency or total processing time per I/O request.
- This time can be measured in several ways.

For example:

i.e. Time it takes the system to process an average task

- One could measure time from the user's perspective,
- the operating system's perspective,
- or the disk controller's perspective, depending on what you view as the storage or I/O system.




The utilization of <u>DMA</u> and <u>I/O device queues</u> and <u>multiple I/O devices</u> servicing a queue may make throughput >> 1 / response time

I/O Modeling:

Time_{system} =Time in System for a task =

Response Time = Queuing Time + Service Time



- The number of tasks completed by the server in unit time.
- In order to get the <u>highest possible throughput</u>:

Throughput is maximized when:


- The <u>server should never be idle</u>.
- The queue should never be empty.

• Response time:


- Begins when a task is placed in the queue
- Ends when it is completed by the server
- In order to <u>minimize the response time</u>:

Response Time is minimized when:

- The queue should be empty (no waiting time in queue).
- The server will be idle at times.



I/O Performance: Throughput Enhancement



In general throughput can be improved by:

Ignoring CPU
I/O processing time
and other system
delays

- Throwing more hardware at the problem.
- Reduces load-related latency. Less queuing time
- Response time is much harder to reduce.
 - e.g. Faster I/O device (i.e server)

```
Response Time = Time_{System} = Time_{Queue} + Time_{Server} = T_q + T_{ser}
```

Storage I/O Systems: i.e. Rotation-Based Storage: Hard Drives **Magnetic Disks Characteristics:** Platters (1-5) Diameter (form factor): 1.8in - 3.5in Rotational speed: 5,400 RPM-15,000 RPM Tracks per surface. **Sectors per track: Outer tracks contain Seek Time** Tracks more sectors. Recording or Areal Density: Tracks/in X Bits/in **Sector Size:** Bits/ Inch² Cost Per Megabyte. 512 or 4K Platter **Bytes** Seek Time: (2-12 ms) Current Areal Density ~ 640 Gbits / Inch² The time needed to move the read/write head arm. Sectors Reported values: Minimum, Maximum, Average. **Rotation Latency or Delay: (2-8 ms) Current Rotation speed** Rotation The time for the requested sector to be under 7200-15000 RPM Time the read/write head. (~ time for half a rotation) Track Transfer time: The time needed to transfer a sector of bits. Seek Read/Write Type of controller/interface: SCSI, EIDE (PATA, SATA) **Time** Head Disk Controller delay or time. Average time to access a sector of data = average seek time + average rotational delay + transfer time + disk controller overhead (ignoring queuing time)

Access time = average seek time + average rotational delay

Basic Disk Performance Example

- Given the following Disk Parameters:
 - Average seek time is 5 ms
 - Disk spins at 10,000 RPM
 - Transfer rate is 40 MB/sec

i.e. $T_{queue} = T_q = 0$

Controller overhead is 0.1 ms

i.e.

 $\mathbf{T}_{\mathbf{Ser}}$

- Assume that the disk is idle, so no queuing delay exist.
- What is Average Disk read or write service time for a 500byte (.5 KB) Sector? Time for half a rotation


Ave. seek + ave. rot delay + transfer time + controller overhead = 5 ms + 0.5/(10000 RPM/60) + 0.5 KB/40 MB/s + 0.1 ms
= 5 + 3 + 0.13 + 0.1 = 8.23 ms

Actual time to process the disk request is greater and may include CPU I/O processing Time and queuing time

T_{service} (Disk Service Time for this request)


or T_{ser}


Here: $1KBytes = 10^3$ bytes, $MByte = 10^6$ bytes, $1 GByte = 10^9$ bytes




Drive areal density has <u>increased by a factor of 8.5 million</u> since the first disk drive, IBM's RAMAC, was introduced in 1957. Since 1991, the rate of increase in areal density has accelerated to 60% per year, and since 1997 this rate has further accelerated to an incredible 100% per year.

Current Areal Density ~ 640 Gbits / In²






Access/Seek Time is a big factor in service(response) time for small/random disk requests. Limited improvement due to mechanical rotation speed + seek delay



The price per megabyte of disk storage has been decreasing at about 40% per year based on improvements in **data density**,-- even faster than the price decline for flash memory chips. Recent trends in HDD price per megabyte show an even steeper reduction.

Actual Current Hard Disk Storage Cost (Fourth Quarter 2014): ~ 0.00005 dollars per MByte or about 20 GBytes /Dollar

Historic Perspective of Hard Drive Characteristics Evolution: Roadmap



Current Areal Density ~ 640 Gbits / In²

Factors Affecting System & I/O Performance

- I/O processing computational requirements:
 - CPU computations available for I/O operations.
 - Operating system I/O processing policies/routines.
 - I/O Data Transfer/Processing Method used.
 - CPU cycles needed: Polling >> Interrupt Driven > DMA
- I/O Subsystem performance:
 - Raw performance of I/O devices (i.e magnetic disk performance).
 - I/O bus capabilities.

Service Time, Tser, Throughput

` Ta


- I/O subsystem organization. i.e number of devices, array level ..
- Loading level (u) of I/O devices (queuing delay, response time).
- Memory subsystem performance:

Memory

I/O

CPU

- Available memory bandwidth for I/O operations (For DMA)
- Operating System Policies:
 - File system vs. Raw I/O.
 - File cache size and write Policy.
 - File pre-fetching, etc.



OS

System performance depends on many aspects of the system ("limited by weakest link in the chain"): The system performance bottleneck