

## **MSP432® Peripheral Driver Library**

## **USER'S GUIDE**

## Copyright

Copyright © 2016 Texas Instruments Incorporated. All rights reserved. MSP430/MSP432 and MSPWare are trademarks of Texas Instruments Instruments. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

APlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

Texas Instruments 13532 N. Central Expressway MS3810 Dallas, TX 75243 www.ti.com/







## **Revision Information**

This is version of this document, last updated on Wed Aug 10 2016 3:07:52 PM.

## **Table of Contents**

Copy	yright	1
Revi	sion Information	1
1 1.1 1.2	What DriverLib is	<b>3</b> 3 4
1.3 1.4 1.5 1.6	Cross Module Considerations  DriverLib in ROM  MSP430 Legacy APIs	5 5 7
2 2.1 2.2 2.3 2.4 2.5 2.6	14-Bit Analog-to-Digital Converter (ADC14)Module OperationConversion ModesRepeat ModesConversion of ResultsProgramming ExampleDefinitions	88900
3.1 3.2 3.3 3.4 3.5	Advanced Encryption Standard 256 Module (AES256)2Module Operation2Key Features2Encryption/Decryption Cycle Times3Programming Example3Definitions3	29 29 30
4.1 4.2 4.3	Analog Comparator (COMP_E)4Module Operation4Programming Example4Definitions4	ŀ0 ŀ1
5 5.1 5.2 5.3	Cyclic Redundancy Check 32 (CRC32)       6         Module Operation       6         Programming Example       6         Definitions       6	0 60
6 6.1 6.2 6.3 6.4 6.5 6.6	Clock System (CS)6Module Operation6Timeout Parameters6Custom DCO Frequency6Specifying External Crystal Frequencies6Programming Example6Definitions6	35 35 35 36
<b>7</b> 7.1 7.2 7.3	Direct Memory Access Controller (DMA)8Module Operation8Programming Example8Definitions8	33 35
8 8.1 8.2 8.3	Flash Memory Controller (FlashCtl)       10         Module Operation       10         Flash Controller Limitations       10         Wait State Considerations       10         Programming Example       10	)1 )1 )1

8.5	Definitions	103
9 9.1 9.2	Floating Point Unit (FPU)  Module Operation  Programming Example	122
9.3	Definitions	124
	General Purpose Input/Output (GPIO)	129
10.3	Programming Example	130 131
11.2 11.3 11.4	Master Operation	162 162
	Definitions	165
12.2 12.3	Basic Operation Modes	<b>196</b> 196 197 197
13.2 13.3	Memory Protection Unit (MPU)          Module Operation          Module Operation          Programming Example          Definitions	208 208 209
14.2 14.3 14.4 14.5 14.6	Power Control Module (PCM)  Module Operation Switching States Switching Modes/Levels Low Power Mode and State Retention Enabling/Disabling Rude Mode Programming Example Definitions	217 217 217 218 218 219 220
15.2	Port Mapper (PMAP)          Module Operation          Programming Example          Definitions	235
16.2	Module Operation	238 238 238 239
17.2	Reference Module (REF_A)       2         Module Operation       2         Programming Example       2	<b>245</b> 245 245 246
18	Reset Controller (ResetCtl)	251

18.3	Reset Sources	251
19.2	Real Time Clock (RTC_C)          Module Operation          Programming Example          Definitions	261 262
20.3	Serial Peripheral Interface (SPI)  Module Operation  Basic Operation Modes  Programming Example  Definitions	275 275 276
21.2	System Control Module (SysCtl)	307 307
	System Tick (SysTick)	319 319
23.3	32-bit ARM Timer (Timer32)  Module Operation  Basic Operation Modes  Programming Example  Definitions	324 324 325
24.3	16-Bit Timer with Precision PWM (Timer_A)  Module Operation  Basic Operation Modes  Programming Example  Definitions	334 334 335
	Universal Asynchronous Receiver/Transmitter (UART)  Module Operation  Programming Example  Definitions	364
26.1 26.2 26.3 26.4 26.5 26.6	Watchdog Timer (WDT_A)  Module Operation  Watchdog Mode  Interval Mode  Setting Reset Type  Programming Example  Definitions  DRTANT NOTICE	381 381 382 382

### 1 DriverLib Introduction

What DriverLib is	. 3
What DriverLib is not	. 4
Cross Module Considerations	4
DriverLib in ROM	. 5
MSP430 Legacy APIs	. 5
Quick Start	. 7

### 1.1 What DriverLib is

The Texas Instruments MSP432 Driver Library (DriverLib) is a set of fully functional APIs used to configure, control, and manipulate the hardware peripherals of the MSP432 platform. In addition to being able to control the MSP432 peripherals, DriverLib also gives the user the ability to use common ARM peripherals such as the Interrupt (NVIC) and Memory Protection Unit (MPU) as well as MSP430 peripherals such as the eUSCI Serial peripherals and Watchdog Timer (WDT).

DriverLib for MSP432 Series has been tested and compiled under a variety of different toolchains. Subsequently, for each toolchain a specific debugger was used for testing validation. Below is a list that contains the supported toolchain and corresponding hardware debugger used.

- Texas Instruments Code Composer Studio 6.1 (XDS100v3)
- IAR Embedded Workbench for ARM 7.30 (SEGGER J-LINK)
- GNU C Compiler 4.8 (gcc) (SEGGER J-LINK)
- Keil Embedded Development Tools for ARM 5.13 (KEIL U-LINK Pro)

The DriverLib is meant to provide a "software" layer to the programmer in order to facilitate higher level of programming compared to direct register accesses. Nearly every aspect of a MSP432 device can be configured and driven using the DriverLib APIs. By using the high level software APIs provided by DriverLib, users can create powerful and intuitive code which is highly portable between not only devices within the MSP432 platform, but between different families in the MSP430/MSP432 platforms.

Writing code in DriverLib will make user code more legible and easier to share among a group. For example, examine the following pair of code snippets. Both sets of code set MCLK to be sourced from VLO with a divider of four:

#### **Traditional Register Access**

```
CSKEY = 0x695A;
CSCTL1 |= SELM_1 | DIVM_2;
CSKEY = 0;
```

#### **DriverLib Equivalent**

```
CS_initClockSignal(CS_MCLK, CS_VLOCLK_SELECT, CS_CLOCK_DIVIDER_32);
```

As can be seen, the DriverLib API is readable, sensible, and easy to program for the software engineer. Additionally, DriverLib APIs for other platforms such as MSP430 will use very similar (if not identical) APIs giving code written with DriverLib APIs a boost in portability.

### 1.2 What DriverLib is not

The Driver Library is not meant to provide a layer of intelligence on the level of a user application. It is meant to be an aid to the programmer to be part of the larger solution- not the solution itself.

Interrupt handlers are also not included with the DriverLib APIs. APIs to manage/enable/disable interrupts are included, however the actual authoring of the interrupt service routine is left up to the programmer. For reference, A typical interrupt handler that takes advantage of DriverLib APIs can be seen in the following code snippet:

```
void port6_isr(void)
{
    uint32_t status = GPIO_getEnabledInterruptStatus(GPIO_PORT_P6);

    GPIO_clearInterruptFlag(GPIO_PORT_P6, status);

    if (status & GPIO_PIN7)
    {
        if (powerStates[curPowerState] == PCM_LPM3)
        {
             curPowerState = 0;
        }
        stateChange = true;
    }
}
```

### 1.3 Cross Module Considerations

Each DriverLib module will, for the most part, only interact and configure the module that it is designed for. Any cross-module interaction is left up to the user. For example, when changing power modes to a low frequency mode with the PCM module, the user will have to ensure that the proper frequency requirements are configured with the CS module (low frequency requires that the system frequency be no greater that 128Khz).

Calling the following API alone while MCLK is greater that 128Khz will result in a system error:

```
PCM_setPowerState(PCM_AM_LF_VCORE1);
```

This is because the DriverLib module will not account for the overall system frequency of the system. Instead, similar APIs to the following must be called in conjunction:

```
CS_setReferenceOscillatorFrequency(CS_REFO_128KHZ);
CS_initClockSignal(CS_MCLK, CS_REFOCLK_SELECT, CS_CLOCK_DIVIDER_1);
PCM_setPowerState(PCM_AM_LF_VCORE1);
```

Cross-module considerations such as these must be taken when programming with DriverLib APIs as DriverLib was not designed to account for high level system requirements.

### 1.4 DriverLib in ROM

With all MSP432 devices, a copy of DriverLib is included within the device's ROM space. This allows programmers to take advantage of using high level APIs without having to worry about additional memory overhead of a flash library. In addition to a more optimized execution, the user can drastically cut down the memory footprint requirement of their application when using the software Driver Libraries available in ROM.

Accessing Driver Library APIs in ROM is as easy as including the rom.h header file, and then replacing normal API calls with a *ROM\_* prefix. For example, take the following API from the pcm.c module that changes the power state to PCM\_AM\_DCDC\_VCORE1:

```
PCM_setPowerState(PCM_AM_DCDC_VCORE1);
```

After including the rom.h file, all that would have to be done to switch to the ROM equivalent of the API would be add the ROM\_ prefix to the API:

```
ROM_PCM_setPowerState(PCM_AM_DCDC_VCORE1);
```

While the majority of DriverLib APIs are available in ROM, due to architectural limitations some APIs are omitted from being included in ROM. In addition, if any bug fixes were added to the API after the device ROM was programmed, it is desirable to use the flash version of the API. An "intelligence" has been created to account for this problem. If the user includes the rom\_map.h header file and uses the *MAP*\_ prefix in front of the API, the header file will automatically use preprocessor macros to decide whether to use a ROM or flash version of the API.

```
MAP_PCM_setPowerState(PCM_AM_DCDC_VCORE1);
```

## 1.5 MSP430 Legacy APIs

Since the MSP432 platform is built with many modules from Texas Instruments' MSP430 platform, many shared modules exist between MSP430 and MSP432. For this reason, a "compatibility" layer is provided to provide between the MSP430 Driver Library and the MSP430 Driver Library. The following modules are shared between MSP432 and MSP430:

- AES256
- COMP E
- CRC32
- GPIO
- EUSCI\_A\_SPI (SPI)
- EUSCI\_A\_UART (UART)
- EUSCI B I2C (I2C)
- EUSCI B SPI (SPI)
- PMAP
- REF A
- RTC C

- TIMER A
- WDT A

To use these legacy APIs, no additional work is needed. All that is needed is to include the header file of the module you want to use and both the old and the new APIs will be available. For example, for WDT A:

#include <wdt\_a.h>

By including this header file, the user is granted access to all of the legacy DriverLib APIs from MSP430 Driver Library verbatim. For additional documentation on the MSP430 implementation of DriverLib, please refer to the MSP430Ware Website.

Many of the APIs were simplified and refactored for the MSP432 version of Driver Library. For example, to halt the watchdog module for a 5xx MSP430 device, the following API is used:

WDT\_A\_hold(WDT\_A\_BASE);

For MSP432 Driver Library, this same API has been simplified to the following API:

WDT\_A\_holdTimer();

Note that while many Driver Library APIs are shared between MSP430 and MSP432, there are a few underlying differences between the two architectures. Interrupts, for example, are a bit difference on MSP432 compared to MSP430 due to integration with ARM's interrupt controller (the NVIC). While each module will still have individual status (IFG), enable/disable, and clear bits, interrupt service routines now have to be associated with the ARM NVIC before usage.

### 1.6 Quick Start

Getting started using DriverLib for MSP432 Series is very simple regardless of the chosen development environment.

An empty "skeleton" project is provided in the examples directory of the MSPWare release. This project includes links to the DriverLib library as well as everything that is needed for the programmer to immediately start writing a DriverLib application. A user can import this project in CCS using the TI Resource Explorer, or open the workspace with IAR Embedded Workbench for ARM or KEIL uVision 5. All of the include paths and compiler options are set up to allow the user to seamlessly start development on their MSP432 DriverLib application.

The GNU compiler tools for ARM are fully supported by the MSP432 Series DriverLib. While no IDE in specific is supported, Makefiles are provided for both the library and all of the code examples. Vector table definitions that are compatible with the GCC compiler are also provided for code examples in the startup\_gcc.c file for each individual code example. For the GNU tools, separate header files are included in the inc directory of the root installation of DriverLib. These header files are the latest that are available at the time of DriverLib release, however newer header files may be downloaded as a part of the CCS installation.

## 2 14-Bit Analog-to-Digital Converter (ADC14)

Module Operation	8
Conversion Modes	8
Repeat Modes	9
Conversion of Results	.10
Programming Example	. 10
Definitions	

## 2.1 Module Operation

The ADC14 module for Driver Library is designed to allow the user to make simple analog to digital conversions as well make complex and simultaneous conversions across multiple channels.

### 2.2 Conversion Modes

With Single Conversion Mode, the user will sample only a single ADC channel which will be stored in a single ADC memory location. This is the most basic ADC sample/convert mode and allows for very simple measurements on a single channel. To configure single sample mode, only a single destination is configured for the sample/conversion result. The following is a code snippet for configuring/initializing the ADC module in single conversion mode as well as kicking off the start of conversion/sampling.

```
/* Initializing ADC (MCLK/1/4) */
MAP_ADC14_enableModule();
MAP_ADC14_initModule(ADC_CLOCKSOURCE_MCLK, ADC_PREDIVIDER_1, ADC_DIVIDER_4,
/* Configuring GPIOs (5.5 A0) */
MAP_GPIO_setAsPeripheralModuleFunctionInputPin(GPIO_PORT_P5, GPIO_PIN5,
GPIO_TERTIARY_MODULE_FUNCTION);
/* Configuring ADC Memory */
MAP_ADC14_configureSingleSampleMode(ADC_MEM0,
                                               true);
MAP_ADC14_configureConversionMemory(ADC_MEMO, ADC_VREFPOS_AVCC_VREFNEG_VSS,
ADC_INPUT_A0, false);
/* Configuring Sample Timer */
MAP_ADC14_enableSampleTimer(ADC_MANUAL_ITERATION);
/* Enabling/Toggling Conversion */
MAP_ADC14_enableConversion();
MAP ADC14_toggleConversionTrigger();
```

When using single sample mode, only one memory location will be written for a conversion/sample cycle. To access the result of this conversion, the ADC14\_getResult API is used with the corresponding memory location specified. This is usually done within the interrupt service routine of the ADC module.

The ADC14 APIs also support the setup/configuration of multiple conversion mode. With multiple conversion mode, multiple ADC channels are sampled and stored in multiple ADC memory addresses in a single sweep. This is particularly useful when the user wants to take a sample of multiple channels over a period of time (also known as scan mode). The ADC14\_getMultiSequenceResult function is used to populate the given array pointer with the result over a wide memory arrange (setup with ADC14\_configureMultiSequenceMode).

## 2.3 Repeat Modes

When configuring the ADC module to use multiple or single sample/conversion mode, a boolean argument is provided to signal whether the DriverLib ADC module should work in "repeat" mode. With repeat mode, once a conversion/sample is completed and read by the API, a new conversion happens until the user manually stops conversion using the ADC14\_toggleConversionTrigger command. Repeat mode is useful when the user wants to continuously sample an ADC channel over an extended period of time.

When repeat mode is specified to be false, whenever a conversion/sample is finished and read from the result register, the module will stop conversion until called by the ADC14 toggleConversionTrigger function.

### 2.4 Conversion of Results

When reading a result of an ADC14 conversion, it is important to note that the result will be relevant to the current resolution of the ADC14 device. For example, say the ADC14 module is setup with a 14-bit resolution and a positive reference of 2.5v (and a negative of 0v). In this case, if the conversion result of 16383 would signify a value of 2.5v (if in unsigned) mode. A snippet of code that converts the conversion result in the ADC register to a real life value can be seen in the following:

```
/* Converts the ADC result (14-bit) to a float with respect to a 3.3v reference
*/
static float convertToFloat(uint16_t result)
{
    int32_t temp;

    if(0x8000 & result)
    {
        temp = (result >> 2) | 0xFFFFC000;
        return ((temp * 3.3f) / 8191);
    }
    else
        return ((result >> 2)*3.3f) / 8191;
}
```

It is important to note that when using floating point arithmetic, it is important to enable the devices FPU (if available) to save CPU cycles and energy consumption.

## 2.5 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the ADC14 module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the ADC14 module in single sample mode. For a set of more detailed code examples, please refer to the code examples in the examples/ directory of the MSPWare release:

```
/* Initializing ADC (MCLK/1/1) */
ADC14 enableModule():
ADC14_initModule(ADC_CLOCKSOURCE_MCLK, ADC_PREDIVIDER_1, ADC_DIVIDER_1,
/* Configuring ADC Memory (ADC_MEMO AO/A1) in repeat mode
 with use of external references */
ADC14_configureSingleSampleMode(ADC_MEM0, true);
ADC14 configureConversionMemory(ADC MEMO.
  ADC_VREFPOS_EXTPOS_VREFNEG_EXTNEG,
        ADC INPUT AO, false);
/\star Setting up GPIO pins as analog inputs (and references) \star/
GPIO_setAsPeripheralModuleFunctionInputPin(GPIO_PORT_P5,
        GPIO_PIN7 | GPIO_PIN6 | GPIO_PIN5 | GPIO_PIN4, GPIO_TERTIARY_MODULE_FUNCTION);
/* Enabling sample timer in auto iteration mode and interrupts*/
ADC14_enableSampleTimer(ADC_AUTOMATIC_ITERATION);
ADC14_enableInterrupt(ADC_INT0);
/* Enabling Interrupts */
Interrupt_enableInterrupt(INT_ADC14);
```

```
Interrupt_enableMaster();
/* Triggering the start of the sample */
ADC14_enableConversion();
ADC14_toggleConversionTrigger();
```

### 2.6 Definitions

#### **Functions**

- void ADC14\_clearInterruptFlag (uint\_fast64\_t mask)
- bool ADC14\_configureConversionMemory (uint32\_t memorySelect, uint32\_t refSelect, uint32\_t channelSelect, bool differntialMode)
- bool ADC14\_configureMultiSequenceMode (uint32\_t memoryStart, uint32\_t memoryEnd, bool repeatMode)
- bool ADC14 configureSingleSampleMode (uint32 t memoryDestination, bool repeatMode)
- bool ADC14 disableComparatorWindow (uint32 t memorySelect)
- void ADC14 disableConversion (void)
- void ADC14\_disableInterrupt (uint\_fast64\_t mask)
- bool ADC14 disableModule (void)
- bool ADC14 disableReferenceBurst (void)
- bool ADC14 disableSampleTimer (void)
- bool ADC14 enableComparatorWindow (uint32 t memorySelect, uint32 t windowSelect)
- bool ADC14\_enableConversion (void)
- void ADC14\_enableInterrupt (uint\_fast64\_t mask)
- void ADC14\_enableModule (void)
- bool ADC14\_enableReferenceBurst (void)
- bool ADC14\_enableSampleTimer (uint32\_t multiSampleConvert)
- uint fast64 t ADC14 getEnabledInterruptStatus (void)
- uint fast64 t ADC14 getInterruptStatus (void)
- void ADC14\_getMultiSequenceResult (uint16\_t \*res)
- uint\_fast32\_t ADC14\_getResolution (void)
- uint fast16 t ADC14 getResult (uint32 t memorySelect)
- void ADC14 getResultArray (uint32 t memoryStart, uint32 t memoryEnd, uint16 t \*res)
- bool ADC14\_initModule (uint32\_t clockSource, uint32\_t clockPredivider, uint32\_t clockDivider, uint32\_t clockDivider, uint32\_t internalChannelMask)
- bool ADC14\_isBusy (void)
- void ADC14\_registerInterrupt (void(\*intHandler)(void))
- bool ADC14\_setComparatorWindowValue (uint32\_t window, int16\_t low, int16\_t high)
- bool ADC14 setPowerMode (uint32 t powerMode)
- void ADC14 setResolution (uint32 t resolution)
- bool ADC14 setResultFormat (uint32 t resultFormat)
- bool ADC14\_setSampleHoldTime (uint32\_t firstPulseWidth, uint32\_t secondPulseWidth)
- bool ADC14 setSampleHoldTrigger (uint32 t source, bool invertSignal)
- bool ADC14 toggleConversionTrigger (void)
- void ADC14 unregisterInterrupt (void)

### 2.6.1 Detailed Description

The code for this module is contained in driverlib/adc14.c, with driverlib/adc14.h containing the API declarations for use by applications.

#### 2.6.2 Function Documentation

#### 2.6.2.1 void ADC14 clearInterruptFlag ( uint fast64 t mask )

Clears the indicated ADCC interrupt sources.

#### **Parameters**

mask

is the bit mask of interrupts to clear. The ADC\_INT0 through ADC\_INT31 parameters correspond to a completion event of the corresponding memory location. For example, when the ADC\_MEM0 location finishes a conversion cycle, the ADC\_INT0 interrupt will be set. Valid values are a bitwise OR of the following values:

- ADC INT0 through ADC INT31
- ADC\_IN\_INT Interrupt enable for a conversion in the result register is either greater than the ADCLO or lower than the ADCHI threshold.
- ADC\_LO\_INT Interrupt enable for the falling short of the lower limit interrupt of the window comparator for the result register.
- ADC\_HI\_INT Interrupt enable for the exceeding the upper limit of the window comparator for the result register.
- ADC\_OV\_INT Interrupt enable for a conversion that is about to save to a memory buffer that has not been read out yet.
- ADC\_TOV\_INT -Interrupt enable for a conversion that is about to start before the previous conversion has been completed.
- ADC RDY INT -Interrupt enable for the local buffered reference ready signal.

#### Returns NONE

2.6.2.2 bool ADC14\_configureConversionMemory ( uint32\_t memorySelect, uint32\_t refSelect, uint32\_t channelSelect, bool differntialMode )

Configures an individual memory location for the ADC module.

memorySelect	is the individual ADC memory location to configure. If multiple memory locations want to be configured with the same configuration, this value can be logically ORed together with other values.  ■ ADC_MEM0 through ADC_MEM31
refSelect	is the voltage reference to use for the selected memory spot. Possible values include:
	■ ADC_VREFPOS_AVCC_VREFNEG_VSS [DEFAULT]
	■ ADC_VREFPOS_INTBUF_VREFNEG_VSS
	■ ADC_VREFPOS_EXTPOS_VREFNEG_EXTNEG
	■ ADC_VREFPOS_EXTBUF_VREFNEG_EXTNEG
channelSelect	selects the channel to be used for ADC sampling. Note if differential mode is enabled, the value sampled will be equal to the difference between the corresponding even/odd memory locations. Possible values are:
	■ ADC_INPUT_A0 through ADC_INPUT_A31
differntialMode	selects if the channel selected by the channelSelect will be configured in differential mode. If this parameter is given as true, the configured channel will be paired with its neighbor in differential mode. for example, if channel A0 or A1 is selected, the channel configured will be the difference between A0 and A1. If A2 or A3 are selected, the channel configured will be the difference between A2 and A3 (and so on). Users can enter true or false, or one of the following values:
	■ ADC_NONDIFFERENTIAL_INPUTS
	■ ADC_DIFFERENTIAL_INPUTS

#### Returns

false if setting fails due to an in progress conversion

## 2.6.2.3 bool ADC14\_configureMultiSequenceMode ( uint32\_t memoryEnd, bool repeatMode )

Configures the ADC module to use a multiple memory sample scheme. This means that multiple samples will consecutively take place and be stored in multiple memory locations. The first sample/conversion will be placed in memoryStart, while the last sample will be stored in memoryEnd. Each memory location should be configured individually using the ADC14\_configureConversionMemory function.

The ADC module can be started in "repeat" mode which will cause the ADC module to resume sampling once the initial sample/conversion set is executed. For multi-sample mode, this means that the sampling of the entire memory provided.

memoryStart	Memory location to store first sample/conversion value. Possible values include:
	■ ADC_MEM0 through ADC_MEM31
memoryEnd	Memory location to store last sample. Possible values include:
	■ ADC_MEM0 through ADC_MEM31
repeatMode	Specifies whether or not to repeat the conversion/sample cycle after the first round of
	sample/conversions. Valid values are true or false.

#### Returns

false if setting fails due to an in progress conversion

## 2.6.2.4 bool ADC14\_configureSingleSampleMode ( uint32\_t memoryDestination, bool repeatMode )

Configures the ADC module to use a a single ADC memory location for sampling/conversion. This is used when only one channel might be needed for conversion, or where using a multiple sampling scheme is not important.

The ADC module can be started in "repeat" mode which will cause the ADC module to resume sampling once the initial sample/conversion set is executed. In single sample mode, this will cause the ADC module to continuously sample into the memory destination provided.

#### **Parameters**

memoryDesti- nation	Memory location to store sample/conversion value. Possible values include: <b>ADC_MEM0</b> through <b>ADC_MEM31</b>
repeatMode	Specifies whether or not to repeat the conversion/sample cycle after the first round of sample/conversions

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.5 bool ADC14 disableComparatorWindow (uint32 t memorySelect)

Disables the comparator window on the specified memory channels

#### **Parameters**

memorySelect	is the mask of memory locations to disable the comparator window for. This can be a bitwise OR of the following values:
	■ ADC_MEM0 through ADC_MEM31

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.6 void ADC14\_disableConversion (void)

Halts conversion conversion of the ADC module. Note that the software bit for triggering conversions will also be cleared with this function.

If multi-sequence conversion mode was enabled, the position of the last completed conversion can be retrieved using ADCLastConversionMemoryGet

#### Returns

none

#### 2.6.2.7 void ADC14 disableInterrupt ( uint fast64 t mask )

Disables the indicated ADCC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The ADC\_INT0 through ADC\_INT31 parameters correspond to a completion event of the corresponding memory location. For example, when the ADC\_MEM0 location finishes a conversion cycle, the ADC\_INT0 interrupt will be set.

#### **Parameters**

mask

is the bit mask of interrupts to disable. Valid values are a bitwise OR of the following values:

- ADC\_INT0 through ADC\_INT31
- ADC\_IN\_INT Interrupt enable for a conversion in the result register is either greater than the ADCLO or lower than the ADCHI threshold.
- ADC\_LO\_INT Interrupt enable for the falling short of the lower limit interrupt of the window comparator for the result register.
- ADC\_HI\_INT Interrupt enable for the exceeding the upper limit of the window comparator for the result register.
- ADC\_OV\_INT Interrupt enable for a conversion that is about to save to a memory buffer that has not been read out yet.
- ADC\_TOV\_INT -Interrupt enable for a conversion that is about to start before the previous conversion has been completed.
- ADC\_RDY\_INT -Interrupt enable for the local buffered reference ready signal.

#### Returns

NONE

#### 2.6.2.8 bool ADC14 disableModule (void)

Disables the ADC block.

This will disable operation of the ADC block.

#### Returns

false if user is trying to disable during active conversion

#### 2.6.2.9 bool ADC14\_disableReferenceBurst (void)

Disables the "on-demand" activity of the voltage reference register.

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.10 bool ADC14\_disableSampleTimer (void)

Disables SAMPCON from being sourced from the sample timer.

#### Returns

false if the initialization fails due to an in progress conversion

## 2.6.2.11 bool ADC14\_enableComparatorWindow ( uint32\_t memorySelect, uint32\_t windowSelect )

Enables the specified mask of memory channels to use the specified comparator window. THe ADCC module has two different comparator windows that can be set with this function.

#### **Parameters**

memorySelect	is the mask of memory locations to enable the comparator window for. This can be a bitwise OR of the following values:
	■ ADC_MEM0 through ADC_MEM31
windowSelect	Memory location to store sample/conversion value. Possible values include: <b>AD-COMP_WINDOW0</b> [DEFAULT] <b>ADCOMP_WINDOW1</b>

#### **Returns**

false if setting fails due to an in progress conversion

#### 2.6.2.12 bool ADC14\_enableConversion (void)

Enables conversion of ADC data. Note that this only enables conversion. To trigger the conversion, you will have to call the ADC14\_toggleConversionTrigger or use the source trigger configured in ADC14\_setSampleHoldTrigger.

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.13 void ADC14 enableInterrupt ( uint fast64 t mask )

Enables the indicated ADCC interrupt sources. The ADC\_INT0 through ADC\_INT31 parameters correspond to a completion event of the corresponding memory location. For example, when the ADC\_MEM0 location finishes a conversion cycle, the ADC\_INT0 interrupt will be set.

#### **Parameters**

mask

is the bit mask of interrupts to enable. Valid values are a bitwise OR of the following values:

- ADC INT0 through ADC INT31
- ADC\_IN\_INT Interrupt enable for a conversion in the result register is either greater than the ADCLO or lower than the ADCHI threshold.
- ADC\_LO\_INT Interrupt enable for the falling short of the lower limit interrupt of the window comparator for the result register.
- ADC\_HI\_INT Interrupt enable for the exceeding the upper limit of the window comparator for the result register.
- ADC\_OV\_INT Interrupt enable for a conversion that is about to save to a memory buffer that has not been read out yet.
- ADC\_TOV\_INT -Interrupt enable for a conversion that is about to start before the previous conversion has been completed.
- ADC RDY INT -Interrupt enable for the local buffered reference ready signal.

#### Returns

NONE

#### 2.6.2.14 void ADC14 enableModule (void)

Enables the ADC block.

This will enable operation of the ADC block.

#### Returns

none.

#### 2.6.2.15 bool ADC14 enableReferenceBurst (void)

Enables the "on-demand" activity of the voltage reference register. If this setting is enabled, the internal voltage reference buffer will only be updated during a sample or conversion cycle. This is used to optimize power consumption.

#### Returns

false if setting fails due to an in progress conversion

### 2.6.2.16 bool ADC14\_enableSampleTimer ( uint32\_t multiSampleConvert )

Enables SAMPCON to be sourced from the sampling timer and to configures multi sample and conversion mode.

multiSample- Convert	- Switches between manual and automatic iteration when using the sample timer. Valid values are:
	■ ADC_MANUAL_ITERATION The user will have to manually set the SHI signal ( usually by ADC14_toggleConversionTrigger ) at the end of each sample/conversion cycle.
	■ ADC_AUTOMATIC_ITERATION After one sample/convert is finished, the ADC module will automatically continue on to the next sample

#### Returns

false if the initialization fails due to an in progress conversion

#### 2.6.2.17 uint fast64 t ADC14 getEnabledInterruptStatus (void)

Returns the status of a the ADC interrupt register masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR. The ADC\_INT0 through ADC\_INT31 parameters correspond to a completion event of the corresponding memory location. For example, when the ADC\_MEM0 location finishes a conversion cycle, the ADC\_INT0

#### Returns

The interrupt status. Value is a bitwise OR of the following values:

- ADC INT0 through ADC INT31
- ADC\_IN\_INT Interrupt enable for a conversion in the result register is either greater than the ADCLO or lower than the ADCHI threshold.
- ADC\_LO\_INT Interrupt enable for the falling short of the lower limit interrupt of the window comparator for the result register.
- ADC\_HI\_INT Interrupt enable for the exceeding the upper limit of the window comparator for the result register.
- ADC\_OV\_INT Interrupt enable for a conversion that is about to save to a memory buffer that has not been read out yet.
- ADC\_TOV\_INT -Interrupt enable for a conversion that is about to start before the previous conversion has been completed.
- ADC RDY INT -Interrupt enable for the local buffered reference ready signal.

References ADC14 getInterruptStatus().

#### 2.6.2.18 uint\_fast64\_t ADC14\_getInterruptStatus (void)

Returns the status of a the ADC interrupt register. The ADC\_INT0 through ADC\_INT31 parameters correspond to a completion event of the corresponding memory location. For example, when the ADC\_MEM0 location finishes a conversion cycle, the ADC\_INT0 interrupt will be set.

#### Returns

The interrupt status. Value is a bitwise OR of the following values:

- ADC INT0 through ADC INT31
- ADC\_IN\_INT Interrupt enable for a conversion in the result register is either greater than the ADCLO or lower than the ADCHI threshold.
- **ADC\_LO\_INT** Interrupt enable for the falling short of the lower limit interrupt of the window comparator for the result register.
- ADC\_HI\_INT Interrupt enable for the exceeding the upper limit of the window comparator for the result register.
- ADC\_OV\_INT Interrupt enable for a conversion that is about to save to a memory buffer that has not been read out yet.
- ADC\_TOV\_INT -Interrupt enable for a conversion that is about to start before the previous conversion has been completed.
- ADC\_RDY\_INT -Interrupt enable for the local buffered reference ready signal.

Referenced by ADC14 getEnabledInterruptStatus().

#### 2.6.2.19 void ADC14 getMultiSequenceResult ( uint16 t \* res )

Returns the conversion results of the currently configured multi-sequence conversion. If a multi-sequence conversion has not happened, this value is unreliable. Note that it is up to the user to verify the integrity of and proper size of the array being passed. If there are 16 multi-sequence results, and an array with only 4 elements allocated is passed, invalid memory settings will occur

#### **Parameters**

res | conversion result of the last multi-sequence sample in an array of unsigned 16-bit integers

#### Returns

None

#### 2.6.2.20 uint fast32 t ADC14 getResolution (void)

Gets the resolution of the ADC module.

#### Returns

Resolution of the ADC module

- ADC\_8BIT (10 clock cycle conversion time)
- ADC 10BIT (12 clock cycle conversion time)
- ADC\_12BIT (14 clock cycle conversion time)
- ADC 14BIT (16 clock cycle conversion time)

#### 2.6.2.21 uint fast16 t ADC14 getResult ( uint32 t memorySelect )

Returns the conversion result for the specified memory channel in the format assigned by the ADC14 setResultFormat (unsigned binary by default) function.

memorySelect	is the memory location to get the conversion result. Valid values are:
	■ ADC_MEM0 through ADC_MEM31

#### Returns

conversion result of specified memory channel

## 2.6.2.22 void ADC14\_getResultArray ( uint32\_t memoryStart, uint32\_t memoryEnd, uint16 t \* res )

Returns the conversion results of the specified ADC memory locations. Note that it is up to the user to verify the integrity of and proper size of the array being passed. If there are 16 multi-sequence results, and an array with only 4 elements allocated is passed, invalid memory settings will occur. This function is inclusive.

#### **Parameters**

memoryStart	is the memory location to get the conversion result. Valid values are:
	■ ADC_MEM0 through ADC_MEM31
memoryEnd	is the memory location to get the conversion result. Valid values are:
	■ ADC_MEM0 through ADC_MEM31
	-
res	conversion result of the last multi-sequence sample in an array of unsigned 16-bit integers

#### **Returns**

None

## 2.6.2.23 bool ADC14\_initModule ( uint32\_t clockSource, uint32\_t clockPredivider, uint32\_t clockDivider, uint32\_t internalChannelMask )

Initializes the ADC module and sets up the clock system divider/pre-divider. This initialization function will also configure the internal/external signal mapping.

#### Note

A call to this function while active ADC conversion is happening is an invalid case and will result in a false value being returned.

#### **Parameters**

clockSource	The clock source to use for the ADC module.
	■ ADC_CLOCKSOURCE_ADCOSC [DEFAULT]
	■ ADC_CLOCKSOURCE_SYSOSC
	■ ADC_CLOCKSOURCE_ACLK
	■ ADC_CLOCKSOURCE_MCLK
	■ ADC_CLOCKSOURCE_SMCLK
	■ ADC_CLOCKSOURCE_HSMCLK
clockPredivider	Divides the given clock source before feeding it into the main clock divider. Valid values are:
	■ ADC_PREDIVIDER_1 [DEFAULT]
	■ ADC_PREDIVIDER_4
	■ ADC_PREDIVIDER_32
	■ ADC_PREDIVIDER_64
clockDivider	Divides the pre-divided clock source Valid values are
	■ ADC_DIVIDER_1 [Default value]
	■ ADC_DIVIDER_2
	■ ADC_DIVIDER_3
	■ ADC_DIVIDER_4
	■ ADC_DIVIDER_5
	■ ADC_DIVIDER_6
	■ ADC_DIVIDER_7
	■ ADC_DIVIDER_8

#### internalChannelMask

Configures the internal/external pin mappings for the ADC modules. This setting determines if the given ADC channel or component is mapped to an external pin (default), or routed to an internal component. This parameter is a bit mask where a logical high value will switch the component to the internal routing. For a list of internal routings, please refer to the device specific data sheet. Valid values are a logical OR of the following values:

- ADC MAPINTCH3
- ADC\_MAPINTCH2
- ADC\_MAPINTCH1
- ADC MAPINTCH0
- ADC TEMPSENSEMAP
- ADC BATTMAP
- ADC\_NOROUTE If internalChannelMask is not desired, pass ADC\_NOROUTE in lieu of this parameter.

#### Returns

false if the initialization fails due to an in progress conversion

#### 2.6.2.24 bool ADC14\_isBusy (void )

Returns a boolean value that tells if a conversion/sample is in progress

#### Returns

true if conversion is active, false otherwise

#### 2.6.2.25 void ADC14\_registerInterrupt (void(\*)(void) intHandler)

Registers an interrupt handler for the ADC interrupt.

#### **Parameters**

intHandler | is a pointer to the function to be called when the ADC interrupt occurs.

This function registers the handler to be called when an ADC interrupt occurs. This function enables the global interrupt in the interrupt controller; specific ADC14 interrupts must be enabled via ADC14\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via ADC14\_clearInterruptFlag().

#### See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

## 2.6.2.26 bool ADC14\_setComparatorWindowValue ( uint32\_t window, int16\_t low, int16\_t high )

Sets the lower and upper limits of the specified window comparator. Note that this function will truncate values based of the resolution/data format configured. If the ADC is operating in 10-bit mode, and a 12-bit value is passed into this function the most significant 2 bits will be truncated.

The parameters provided to this function for the upper and lower threshold depend on the current resolution for the ADC. For example, if configured in 12-bit mode, a 12-bit resolution is the maximum that can be provided for the window. If in 2's complement mode, Bit 15 is used as the MSB.

#### **Parameters**

window	Memory	location	to	store	sample/conversion	value.	Possible	values	include:
	ADC_CO	MP_WIN	DOW	<b>/0</b> [DE	FAULT] ADC_COMP.	_WINDOW	1		
low	is the low	er limit of	the v	windov	v comparator				
high	is the upp	er limit of	the	windo	w comparator				

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.27 bool ADC14 setPowerMode ( uint32 t powerMode )

Sets the power mode of the ADC module. A more aggressive power mode will restrict the number of samples per second for sampling while optimizing power consumption. Ideally, if power consumption is a concern, this value should be set to the most restrictive setting that satisfies your sampling requirement.

#### **Parameters**

a da Danna Marala	is the annual mode to set Maliducker and
adcPowerMode	is the power mode to set. Valid values are:
	■ ADC_UNRESTRICTED_POWER_MODE (no restriction)
	■ ADC_LOW_POWER_MODE (500ksps restriction)
	■ ADC_ULTRA_LOW_POWER_MODE (200ksps restriction)
	■ ADC_EXTREME_LOW_POWER_MODE (50ksps restriction)

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.28 void ADC14 setResolution ( uint32 t resolution )

Sets the resolution of the ADC module. The default resolution is 12-bit, however for power consumption concerns this can be limited to a lower resolution

resolution	Resolution of the ADC module
	■ ADC_8BIT (10 clock cycle conversion time)
	■ ADC_10BIT (12 clock cycle conversion time)
	■ ADC_12BIT (14 clock cycle conversion time)
	■ ADC_14BIT (16 clock cycle conversion time)[DEFAULT]

#### Returns

none

#### 2.6.2.29 bool ADC14 setResultFormat ( uint32 t resultFormat )

Switches between a binary unsigned data format and a signed 2's complement data format.

#### **Parameters**

resultFormat	Format	for	result	to	conversion	results.	Possible	values	include:
	ADC_U	NSIGN	IED_BIN	ARY	[DEFAULT] A		_BINARY		

#### Returns

false if setting fails due to an in progress conversion

## 2.6.2.30 bool ADC14\_setSampleHoldTime ( uint32\_t firstPulseWidth, uint32\_t secondPulseWidth )

Sets the sample/hold time for the specified memory register range. The duration of time required for a sample differs depending on the user's hardware configuration.

There are two values in the ADCC module. The first value controls ADC memory locations ADC\_MEMORY\_0 through ADC\_MEMORY\_7 and ADC\_MEMORY\_24 through ADC\_MEMORY\_31, while the second value controls memory locations ADC\_MEMORY\_8 through ADC\_MEMORY\_23.

firstPulseWidth	Pulse width of the first pulse in ADCCLK cycles Possible values must be one of the following:
	■ ADC_PULSE_WIDTH_4 [DEFAULT]
	■ ADC_PULSE_WIDTH_8
	■ ADC_PULSE_WIDTH_16
	■ ADC_PULSE_WIDTH_32
	■ ADC_PULSE_WIDTH_64
	■ ADC_PULSE_WIDTH_96
	■ ADC_PULSE_WIDTH_128
	■ ADC_PULSE_WIDTH_192
second- PulseWidth	Pulse width of the second pulse in ADCCLK cycles. Possible values must be one of the following:
	■ ADC_PULSE_WIDTH_4 [DEFAULT]
	■ ADC_PULSE_WIDTH_8
	■ ADC_PULSE_WIDTH_16
	■ ADC_PULSE_WIDTH_32
	■ ADC_PULSE_WIDTH_64
	■ ADC_PULSE_WIDTH_96
	■ ADC_PULSE_WIDTH_128
	■ ADC_PULSE_WIDTH_192

#### **Returns**

false if setting fails due to an in progress conversion

### 2.6.2.31 bool ADC14\_setSampleHoldTrigger ( uint32\_t source, bool invertSignal )

Sets the source for the trigger of the ADC module. By default, this value is configured to a software source (the ADCSC bit), however depending on the specific device the trigger can be set to different sources (for example, a timer output). These sources vary from part to part and the user should refer to the device specific datasheet.

source	Trigger source for sampling. Possible values include:
	■ ADC_TRIGGER_ADCSC [DEFAULT]
	■ ADC_TRIGGER_SOURCE1
	■ ADC_TRIGGER_SOURCE2
	■ ADC_TRIGGER_SOURCE3
	■ ADC_TRIGGER_SOURCE4
	■ ADC_TRIGGER_SOURCE5
	■ ADC_TRIGGER_SOURCE6
	■ ADC_TRIGGER_SOURCE7
invertSignal	When set to true, will invert the trigger signal to a falling edge. When false, will use a rising
	edge.

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.32 bool ADC14\_toggleConversionTrigger (void)

Toggles the trigger for conversion of the ADC module by toggling the trigger software bit. Note that this will cause the ADC to start conversion regardless if the software bit was set as the trigger using ADC14\_setSampleHoldTrigger.

#### Returns

false if setting fails due to an in progress conversion

#### 2.6.2.33 void ADC14\_unregisterInterrupt (void)

Unregisters the interrupt handler for the ADCC module.

This function unregisters the handler to be called when an ADCC interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 3 Advanced Encryption Standard 256 Module (AES256)

Module Operation	29
Key Features	29
Encryption/Decryption Cycle Time	
Programming Example	30
Definitions	31

## 3.1 Module Operation

The AES256 accelerator module performs encryption and decryption of 128-bit data with 128-bit keys according to the advanced encryption standard (AES256) (FIPS PUB 197) in hardware.

## 3.2 Key Features

The key features of the AES256 module include:

- Encryption and decryption according to AES256 FIPS PUB 197 with 128-bit key
- On-the-fly key expansion for encryption and decryption
- Off-line key generation for decryption
- Byte and word access to key, input, and output data
- AES256 ready interrupt flag

The AES256256 accelerator module performs encryption and decryption of 128-bit data with 128-/192-/256-bit keys according to the advanced encryption standard (AES256) (FIPS PUB 197) in hardware.

## 3.3 Encryption/Decryption Cycle Times

The the AES256 accelerator decryption/encryption cycle counts are as follows:

#### **AES256 encryption**

- 128 bit 168 cycles
- 192 bit 204 cycles
- 256 bit 234 cycles

#### **AES256 decryption:**

- 128 bit 168 cycles
- 192 bit 206 cycles
- 256 bit 234 cycles

## 3.4 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the AES256 module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. Below is a simple code example of how to encrypt/decrypt data using a cipher key with the AES256 module

```
/* Load a cipher key to module */
MAP_AES256_setCipherKey(AES256_BASE, CipherKey, AES256_KEYLENGTH_256BIT);
/* Encrypt data with preloaded cipher key */
MAP_AES256_encryptData(AES256_BASE, Data, DataAESencrypted);
/* Load a decipher key to module */
MAP_AES256_setDecipherKey(AES256_BASE, CipherKey, AES256_KEYLENGTH_256BIT);
/* Decrypt data with keys that were generated during encryption - takes
214 MCLK cyles. This function will generate all round keys needed for
decryption first and then the encryption process starts */
MAP_AES256_decryptData(AES256_BASE, DataAESencrypted, DataAESdecrypted);
```

### 3.5 Definitions

#### **Functions**

- void AES256\_clearErrorFlag (uint32\_t moduleInstance)
- void AES256 clearInterruptFlag (uint32 t moduleInstance)
- void AES256\_decryptData (uint32\_t moduleInstance, const uint8\_t \*data, uint8\_t \*decryptedData)
- void AES256 disableInterrupt (uint32 t moduleInstance)
- void AES256 enableInterrupt (uint32 t moduleInstance)
- void AES256\_encryptData (uint32\_t moduleInstance, const uint8\_t \*data, uint8\_t \*encryptedData)
- bool AES256\_getDataOut (uint32\_t moduleInstance, uint8\_t \*outputData)
- uint32 t AES256 getErrorFlagStatus (uint32 t moduleInstance)
- uint32 t AES256 getInterruptFlagStatus (uint32 t moduleInstance)
- uint32 t AES256 getInterruptStatus (uint32 t moduleInstance)
- bool AES256 isBusy (uint32 t moduleInstance)
- void AES256 registerInterrupt (uint32 t moduleInstance, void(\*intHandler)(void))
- void AES256\_reset (uint32\_t moduleInstance)
- bool AES256\_setCipherKey (uint32\_t moduleInstance, const uint8\_t \*cipherKey, uint\_fast16\_t keyLength)
- bool AES256\_setDecipherKey (uint32\_t moduleInstance, const uint8\_t \*cipherKey, uint\_fast16\_t keyLength)
- void AES256\_startDecryptData (uint32\_t moduleInstance, const uint8\_t \*data)
- void AES256\_startEncryptData (uint32\_t moduleInstance, const uint8\_t \*data)
- bool AES256\_startSetDecipherKey (uint32\_t moduleInstance, const uint8\_t \*cipherKey, uint fast16 t keyLength)
- void AES256 unregisterInterrupt (uint32 t moduleInstance)

### 3.5.1 Detailed Description

The code for this module is contained in driverlib/aes256.c and

driverlib/legacy/MSP432xx/legacy\_aes256.c, with driverlib/aes256.h and driverlib/legacy/MSP432xx/legacy\_aes256.h containing the API declarations for use by applications.

#### 3.5.2 Function Documentation

#### 3.5.2.1 void AES256 clearErrorFlag ( uint32 t moduleInstance )

Clears the AES256 error flag.

**Parameters** 

moduleInstance	is the base address of the AES256 module.

Modified bits are AESERRFG of AESACTL0 register.

#### Returns

None

#### 3.5.2.2 void AES256 clearInterruptFlag ( uint32 t moduleInstance )

Clears the AES256 ready interrupt flag.

**Parameters** 

moduleInstance	is the base address of the AES256 module.

Modified bits are **AESRDYIFG** of **AESACTL0** register.

#### Returns

None

## 3.5.2.3 void AES256\_decryptData ( uint32\_t moduleInstance, const uint8\_t \* data, uint8\_t \* decryptedData\_)

Decrypts a block of data using the AES256 module.

This function requires a pregenerated decryption key. A key can be loaded and pregenerated by using function AES256\_setDecipherKey() or AES256\_startSetDecipherKey(). The decryption takes 167 MCLK.

#### **Parameters**

	moduleInstance	is the base address of the AES256 module.
Ī	data	is a pointer to an uint8_t array with a length of 16 bytes that contains encrypted data to be
		decrypted.
Ī	decryptedData	is a pointer to an uint8_t array with a length of 16 bytes in that the decrypted data will be
		written.

#### Returns

None

#### 3.5.2.4 void AES256\_disableInterrupt ( uint32\_t moduleInstance )

Disables AES256 ready interrupt.

moduleInstance	is the base address of the AES256 module.

Modified bits are **AESRDYIE** of **AESACTL0** register.

#### Returns

None

#### 3.5.2.5 void AES256 enableInterrupt ( uint32 t moduleInstance )

Enables AES256 ready interrupt.

#### **Parameters**

moduleInstance	is the base address of the AES256 module.

Modified bits are **AESRDYIE** of **AESACTL0** register.

#### **Returns**

None

## 3.5.2.6 void AES256\_encryptData ( uint32\_t moduleInstance, const uint8\_t \* data, uint8\_t \* encryptedData )

Encrypts a block of data using the AES256 module.

The cipher key that is used for encryption should be loaded in advance by using function AES256\_setCipherKey()

#### **Parameters**

moduleInstance	is the base address of the AES256 module.
data	is a pointer to an uint8_t array with a length of 16 bytes that contains data to be encrypted.
encryptedData	is a pointer to an uint8_t array with a length of 16 bytes in that the encrypted data will be
	written.

#### Returns

None

#### 3.5.2.7 bool AES256 getDataOut ( uint32 t moduleInstance, uint8 t \* outputData )

Reads back the output data from AES256 module.

This function is meant to use after an encryption or decryption process that was started and finished by initiating an interrupt by use of AES256\_startEncryptData or AES256\_startDecryptData functions.

moduleInstance	is the base address of the AES256 module.
outputData	is a pointer to an uint8_t array with a length of 16 bytes in that the data will be written.

## Returns

true if data is valid, otherwise false

## 3.5.2.8 uint32\_t AES256\_getErrorFlagStatus ( uint32\_t moduleInstance )

Gets the AES256 error flag status.

#### **Parameters**

moduleInstance is the base address of the AES256 module.
--

## Returns

One of the following:

- AES256\_ERROR\_OCCURRED
- AES256\_NO\_ERROR indicating the error flag status

## 3.5.2.9 uint32\_t AES256\_getInterruptFlagStatus ( uint32\_t moduleInstance )

Gets the AES256 ready interrupt flag status.

#### **Parameters**

#### Returns

One of the following:

- AES256 READY INTERRUPT
- AES256\_NOTREADY\_INTERRUPT indicating the status of the AES256 ready status

Referenced by AES256\_getInterruptStatus().

## 3.5.2.10 uint32\_t AES256\_getInterruptStatus ( uint32\_t moduleInstance )

Returns the current interrupt flag for the peripheral.

#### **Parameters**

moduleInstance	Instance of the AES256 module
----------------	-------------------------------

## Returns

The currently triggered interrupt flag for the module.

References AES256\_getInterruptFlagStatus().

## 3.5.2.11 bool AES256\_isBusy ( uint32\_t moduleInstance )

Gets the AES256 module busy status.

moduleInstance is the base address of the AES256 module.
--

#### Returns

true if busy, false otherwise

# 3.5.2.12 void AES256\_registerInterrupt ( uint32\_t moduleInstance, void(\*)(void) intHandler )

Registers an interrupt handler for the AES interrupt.

#### **Parameters**

moduleInstance	Instance of the AES256 module
intHandler	is a pointer to the function to be called when the AES interrupt occurs.

This function registers the handler to be called when a AES interrupt occurs. This function enables the global interrupt in the interrupt controller; specific AES interrupts must be enabled via AES256\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via AES256\_clearInterrupt().

#### **Returns**

None.

References Interrupt enableInterrupt(), and Interrupt registerInterrupt().

## 3.5.2.13 void AES256\_reset ( uint32\_t moduleInstance )

Resets AES256 Module immediately.

#### **Parameters**

moduleInstance	is the base address of the AES256 module.

Modified bits are AESSWRST of AESACTL0 register.

#### Returns

None

# 3.5.2.14 bool AES256\_setCipherKey ( uint32\_t moduleInstance, const uint8\_t \* cipherKey, uint\_fast16\_t keyLength )

Loads a 128, 192 or 256 bit cipher key to AES256 module.

moduleInstance	is the base address of the AES256 module.
cipherKey	is a pointer to an uint8_t array with a length of 16 bytes that contains a 128 bit cipher key.
keyLength	is the length of the key. Valid values are:
	■ AES256_KEYLENGTH_128BIT
	■ AES256_KEYLENGTH_192BIT
	■ AES256_KEYLENGTH_256BIT

#### Returns

true if set correctly, false otherwise

3.5.2.15 bool AES256\_setDecipherKey ( uint32\_t moduleInstance, const uint8\_t \* cipherKey, uint\_fast16\_t keyLength )

Sets the decipher key.

The API AES256\_startSetDecipherKey or AES256\_setDecipherKey must be invoked before invoking AES256\_startDecryptData.

#### **Parameters**

moduleInstance	is the base address of the AES256 module.
cipherKey	is a pointer to an uint8_t array with a length of 16 bytes that contains a 128 bit cipher key.
keyLength	is the length of the key. Valid values are:
	■ AES256_KEYLENGTH_128BIT
	■ AES256_KEYLENGTH_192BIT
	■ AES256_KEYLENGTH_256BIT

#### **Returns**

true if set, false otherwise

3.5.2.16 void AES256 startDecryptData ( uint32 t moduleInstance, const uint8 t \* data )

Decypts a block of data using the AES256 module.

This is the non-blocking equivalant of AES256\_decryptData(). This function requires a pregenerated decryption key. A key can be loaded and pregenerated by using function AES256\_setDecipherKey() or AES256\_startSetDecipherKey(). The decryption takes 167 MCLK. It is recommended to use interrupt to check for procedure completion then use the AES256\_getDataOut() API to retrieve the decrypted data.

#### **Parameters**

moduleInstance	is the base address of the AES256 module.
data	is a pointer to an uint8_t array with a length of 16 bytes that contains encrypted data to be
	decrypted.

None

3.5.2.17 void AES256\_startEncryptData ( uint32\_t moduleInstance, const uint8\_t \* data )

Starts an encryption process on the AES256 module.

The cipher key that is used for decryption should be loaded in advance by using function AES256\_setCipherKey(). This is a non-blocking equivalent pf AES256\_encryptData(). It is recommended to use the interrupt functionality to check for procedure completion then use the AES256\_getDataOut() API to retrieve the encrypted data.

#### **Parameters**

moduleInstance	is the base address of the AES256 module.
data	is a pointer to an uint8_t array with a length of 16 bytes that contains data to be encrypted.

#### Returns

None

3.5.2.18 bool AES256\_startSetDecipherKey ( uint32\_t moduleInstance, const uint8\_t \* cipherKey, uint\_fast16\_t keyLength )

Sets the decipher key.

The API AES256\_startSetDecipherKey() or AES256\_setDecipherKey() must be invoked before invoking AES256\_startDecryptData.

#### **Parameters**

moduleInstance	is the base address of the AES256 module.
cipherKey	is a pointer to an uint8_t array with a length of 16 bytes that contains a 128 bit cipher key.
keyLength	is the length of the key. Valid values are:
	■ AES256_KEYLENGTH_128BIT
	■ AES256_KEYLENGTH_192BIT
	■ AES256_KEYLENGTH_256BIT

#### Returns

true if set correctly, false otherwise

3.5.2.19 void AES256 unregisterInterrupt ( uint32 t moduleInstance )

Unregisters the interrupt handler for the AES interrupt

## moduleInstance Instance of the AES256 module

This function unregisters the handler to be called when AES interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

## See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 4 Analog Comparator (COMP\_E)

Module Operation	. 40
Programming Example	.??
Definitions	42

## 4.1 Module Operation

The Comparator (Comp) API provides a set of functions for using the MSPWare COMP\_E modules. Functions are provided to initialize the COMP\_E modules, setup reference voltages for input, and manage interrupts for the COMP\_E modules.

The COMP\_E module provides the ability to compare two analog signals and use the output in software and on an output pin. The output represents whether the signal on the positive terminal is higher than the signal on the negative terminal. The COMP\_E moduke may be used to generate a hysteresis. There are 16 different inputs that can be used, as well as the ability to short 2 input together. The COMP\_E module also has control over the REF\_A module to generate a reference voltage as an input.

The COMP\_E module can generate multiple interrupts. An interrupt may be asserted for the output, with separate interrupts on whether the output rises, or falls.

# 4.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the COMP\_E module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a simple example of how to setup the COMP\_E module to setup a comparator window with a Vcompare of 1.2v using the internal reference.

First, below is an example of setting up the COMP\_E module configuration structure:

Below are the actual DriverLib calls to configure/setup the Comp module:

#### 4.3 **Definitions**

## Data Structures

■ struct COMP E Config

## **Functions**

- void COMP E clearInterruptFlag (uint32 t comparator, uint fast16 t mask) ■ void COMP E disableInputBuffer (uint32 t comparator, uint fast16 t inputPort)
- void COMP E disableInterrupt (uint32 t comparator, uint fast16 t mask)
- void COMP\_E\_disableModule (uint32\_t comparator)
- void COMP\_E\_enableInputBuffer (uint32\_t comparator, uint\_fast16\_t inputPort)
   void COMP\_E\_enableInterrupt (uint32\_t comparator, uint\_fast16\_t mask)
- void COMP\_E\_enableModule (uint32\_t comparator)
- uint\_fast16\_t COMP\_E\_getEnabledInterruptStatus (uint32\_t comparator)
   uint\_fast16\_t COMP\_E\_getInterruptStatus (uint32\_t comparator)
- bool COMP\_E\_initModule (uint32\_t comparator, const COMP\_E\_Config \*config)
- uint8\_t COMP\_E\_outputValue (uint32\_t comparator)
- void COMP E registerInterrupt (uint32 t comparator, void(\*intHandler)(void))
- void COMP E setInterruptEdgeDirection (uint32 t comparator, uint fast8 t edgeDirection)
- void COMP E setPowerMode (uint32 t comparator, uint fast16 t powerMode)
- void COMP E setReferenceAccuracy (uint32 t comparator, uint fast16 t referenceAccuracy)
- void COMP E setReferenceVoltage (uint32 t comparator, uint fast16 t supplyVoltageReferenceBase, uint\_fast16\_t lowerLimitSupplyVoltageFractionOf32, uint fast16 t upperLimitSupplyVoltageFractionOf32)
- void COMP E shortInputs (uint32 t comparator)
- void COMP E swapIO (uint32 t comparator)
- void COMP\_E\_toggleInterruptEdgeDirection (uint32\_t comparator)
- void COMP E unregisterInterrupt (uint32 t comparator)
- void COMP E unshortInputs (uint32 t comparator)

#### **Detailed Description** 4.3.1

The code for this module is contained in driverlib/comp e.c. with driverlib/comp e.h containing the API declarations for use by applications.

## 4.3.2 Function Documentation

## 4.3.2.1 void COMP\_E\_clearInterruptFlag ( uint32\_t comparator, uint\_fast16\_t mask )

Clears Comparator interrupt flags.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE
mask	is a bit mask of the interrupt sources to be cleared. Mask value is the logical OR of any of the following
	■ COMP_E_INTERRUPT_FLAG - Output interrupt flag
	■ COMP_E_INTERRUPT_FLAG_INVERTED_POLARITY - Output interrupt flag inverted polarity
	■ COMP_E_INTERRUPT_FLAG_READY - Ready interrupt flag

The Comparator interrupt source is cleared, so that it no longer asserts. The highest interrupt flag is automatically cleared when an interrupt vector generator is used.

## **Returns**

NONE

# 4.3.2.2 void COMP\_E\_disableInputBuffer ( uint32\_t comparator, uint\_fast16\_t inputPort )

Disables the input buffer of the selected input port to effectively allow for analog signals.

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:  COMP_E0_BASE COMP_E1_BASE
inputPort	is the port in which the input buffer will be disabled. Valid values are a logical OR of the following:  COMP_E_INPUT0 [Default]  COMP_E_INPUT1  COMP_E_INPUT2  COMP_E_INPUT3  COMP_E_INPUT4  COMP_E_INPUT5  COMP_E_INPUT6  COMP_E_INPUT7  COMP_E_INPUT7  COMP_E_INPUT8  COMP_E_INPUT9  COMP_E_INPUT10  COMP_E_INPUT11  COMP_E_INPUT114  COMP_E_INPUT13  COMP_E_INPUT14  COMP_E_INPUT15  Modified bits are CEPDx of CECTL3 register.

This function sets the bit to disable the buffer for the specified input port to allow for analog signals from any of the comparator input pins. This bit is automatically set when the input is initialized to be used with the comparator module. This function should be used whenever an analog input is connected to one of these pins to prevent parasitic voltage from causing unexpected results.

**NONE** 

## 4.3.2.3 void COMP\_E\_disableInterrupt ( uint32\_t comparator, uint\_fast16\_t mask )

Disables selected Comparator interrupt sources.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE
mask	is the bit mask of the interrupt sources to be disabled. Mask value is the logical OR of any of the following
	■ COMP_E_OUTPUT_INTERRUPT - Output interrupt
	■ COMP_E_INVERTED_POLARITY_INTERRUPT - Output interrupt inverted polarity
	■ COMP_E_READY_INTERRUPT - Ready interrupt

Disables the indicated Comparator interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

## **Returns**

NONE

## 4.3.2.4 void COMP\_E\_disableModule ( uint32\_t comparator )

Turns off the Comparator module.

#### **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function clears the CEON bit disabling the operation of the Comparator module, saving from excess power consumption.

Modified bits are CEON of CECTL1 register.

## Returns NONE

4.3.2.5 void COMP\_E\_enableInputBuffer ( uint32\_t comparator, uint\_fast16\_t inputPort )

Enables the input buffer of the selected input port to allow for digital signals.

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE ■ COMP_E1_BASE
inputPort	is the port in which the input buffer will be enabled. Valid values are a logical OR of the following:  COMP_E_INPUT0 [Default]  COMP_E_INPUT1  COMP_E_INPUT2  COMP_E_INPUT3  COMP_E_INPUT4  COMP_E_INPUT5  COMP_E_INPUT6  COMP_E_INPUT7  COMP_E_INPUT8  COMP_E_INPUT9  COMP_E_INPUT10  COMP_E_INPUT11  COMP_E_INPUT11
	<ul> <li>COMP_E_INPUT14</li> <li>COMP_E_INPUT15</li> <li>Modified bits are CEPDx of CECTL3 register.</li> </ul>

This function clears the bit to enable the buffer for the specified input port to allow for digital signals from any of the comparator input pins. This should not be reset if there is an analog signal connected to the specified input pin to prevent from unexpected results.

**NONE** 

## 4.3.2.6 void COMP\_E\_enableInterrupt ( uint32\_t comparator, uint\_fast16\_t mask )

Enables selected Comparator interrupt sources.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE
mask	is the bit mask of the interrupt sources to be enabled. Mask value is the logical OR of any of the following
	■ COMP_E_OUTPUT_INTERRUPT - Output interrupt
	■ COMP_E_INVERTED_POLARITY_INTERRUPT - Output interrupt inverted polarity
	■ COMP_E_READY_INTERRUPT - Ready interrupt

Enables the indicated Comparator interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The default trigger for the non-inverted interrupt is a rising edge of the output, this can be changed with the interruptSetEdgeDirection() function.

#### Returns

**NONE** 

## 4.3.2.7 void COMP\_E\_enableModule ( uint32\_t comparator )

Turns on the Comparator module.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function sets the bit that enables the operation of the Comparator module.

**NONE** 

## 4.3.2.8 uint\_fast16\_t COMP\_E\_getEnabledInterruptStatus ( uint32\_t comparator )

Enables selected Comparator interrupt sources masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

Enables the indicated Comparator interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The default trigger for the non-inverted interrupt is a rising edge of the output, this can be changed with the COMP\_E\_setInterruptEdgeDirection() function.

## **Returns**

**NONE** 

References COMP\_E\_getInterruptStatus().

## 4.3.2.9 uint fast16 t COMP E getInterruptStatus ( uint32 t comparator )

Gets the current Comparator interrupt status.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This returns the interrupt status for the Comparator module based on which flag is passed.

#### Returns

The current interrupt flag status for the corresponding mask.

Referenced by COMP\_E\_getEnabledInterruptStatus().

# 4.3.2.10 bool COMP\_E\_initModule ( uint32\_t comparator, const **COMP\_E\_Config** \* config )

Initializes the Comparator Module.

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE
config	Configuration structure for the Comparator module

## Configuration options for COMP\_E\_Config structure.

## **Parameters**

positiveTermi-	selects the input to the positive terminal. Valid values are
nalInput	■ COMP_E_INPUT0 [Default]
	■ COMP_E_INPUT1
	■ COMP_E_INPUT2
	■ COMP_E_INPUT3
	■ COMP_E_INPUT4
	■ COMP_E_INPUT5
	■ COMP_E_INPUT6
	■ COMP_E_INPUT7
	■ COMP_E_INPUT8
	■ COMP_E_INPUT9
	■ COMP_E_INPUT10
	■ COMP_E_INPUT11
	■ COMP_E_INPUT12
	■ COMP_E_INPUT13
	■ COMP_E_INPUT14
	■ COMP_E_INPUT15
	■ COMP_E_VREF
	Modified bits are <b>CEIPSEL</b> and <b>CEIPEN</b> of <b>CECTL0</b> register, <b>CERSEL</b> of <b>CECTL2</b> register, and CEPDx of <b>CECTL3</b> register.

## negativeTerminalInput

selects the input to the negative terminal.

Valid values are:

- COMP\_E\_INPUT0 [Default]
- COMP\_E\_INPUT1
- COMP E INPUT2
- **COMP E INPUT3**
- COMP\_E\_INPUT4
- COMP\_E\_INPUT5
- COMP\_E\_INPUT6
- COMP\_E\_INPUT7
- COMP\_E\_INPUT8
- COMP\_E\_INPUT9
- COMP\_E\_INPUT10
- COMP\_E\_INPUT11
- COMP\_E\_INPUT12
- COMP\_E\_INPUT13
- COMP\_E\_INPUT14
- COMP\_E\_INPUT15
- COMP\_E\_VREF

Modified bits are **CEIMSEL** and **CEIMEN** of **CECTL0** register, **CERSEL** of **CECTL2** register, and **CEPD**x of **CECTL3** register.

output Filtor En	controls the output filter deleviates, which is either off or enabled with a enceified delevi
outputFilterEn-	controls the output filter delay state, which is either off or enabled with a specified delay
ableAndDe-	level.
layLevel	Valid values are
	■ COMP_E_FILTEROUTPUT_OFF [Default]
	■ COMP_E_FILTEROUTPUT_DLYLVL1
	■ COMP_E_FILTEROUTPUT_DLYLVL2
	■ COMP_E_FILTEROUTPUT_DLYLVL3
	■ COMP_E_FILTEROUTPUT_DLYLVL4
	This parameter is device specific and delay levels should be found in the device's datasheet.
	Modified bits are CEF and CEFDLY of CECTL1 register.
invertedOutput-	controls if the output will be inverted or not. Valid values are
Polarity	COMP_E_NORMALOUTPUTPOLARITY - indicates the output should be normal. [Default]
	■ COMP E INVERTEDOUTPUTPOLARITY - the output should be inverted.
	Modified bits are CEOUTPOL of CECTL1 register.
powerMode	controls the power mode of the module
	■ COMP_E_HIGH_SPEED_MODE [default]
	■ COMP_E_NORMAL_MODE
	■ COMP_E_ULTRA_LOW_POWER_MODE Upon successful initialization of the Comparator module, this function will have reset all necessary register bits and set the given options in the registers. To actually use the comparator module, the COMP_E_enableModule() function must be explicitly called before use. If a Reference Voltage is set to a terminal, the Voltage should be set using the COMP_E_setReferenceVoltage() function.

true or false of the initialization process.

## 4.3.2.11 uint8\_t COMP\_E\_outputValue ( uint32\_t comparator )

Returns the output value of the Comparator module.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

Returns the output value of the Comparator module.

COMP\_E\_HIGH or COMP\_E\_LOW as the output value of the Comparator module.

## 4.3.2.12 void COMP E registerInterrupt ( uint32 t comparator, void(\*)(void) intHandler )

Registers an interrupt handler for the Comparator E interrupt.

#### **Parameters**

intHandler	is a pointer to the function to be called when the Comparator interrupt occurs.
comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function registers the handler to be called when a Comparator interrupt occurs. This function enables the global interrupt in the interrupt controller; specific Comparator interrupts must be enabled via COMP\_E\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via COMP\_E\_clearInterruptFlag().

## **Returns**

None.

References Interrupt enableInterrupt(), and Interrupt registerInterrupt().

# 4.3.2.13 void COMP\_E\_setInterruptEdgeDirection ( uint32\_t comparator, uint\_fast8\_t edgeDirection )

Explicitly sets the edge direction that would trigger an interrupt.

#### **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:  ■ COMP_E0_BASE  ■ COMP E1 BASE
edgeDirection	determines which direction the edge would have to go to generate an interrupt based on the non-inverted interrupt flag. Valid values are
	■ COMP_E_FALLINGEDGE - sets the bit to generate an interrupt when the output of the comparator falls from HIGH to LOW if the normal interrupt bit is set(and LOW to HIGH if the inverted interrupt enable bit is set). [Default]
	■ COMP_E_RISINGEDGE - sets the bit to generate an interrupt when the output of the comparator rises from LOW to HIGH if the normal interrupt bit is set(and HIGH to LOW if the inverted interrupt enable bit is set).  Modified bits are CEIES of CECTL1 register.

This function will set which direction the output will have to go, whether rising or falling, to generate an interrupt based on a non-inverted interrupt.

NONE

## 4.3.2.14 void COMP\_E\_setPowerMode ( uint32\_t comparator, uint\_fast16\_t powerMode )

Sets the power mode

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE
powerMode	decides the power mode Valid values are
	■ COMP_E_HIGH_SPEED_MODE
	■ COMP_E_NORMAL_MODE
	■ COMP_E_ULTRA_LOW_POWER_MODE
	Modified bits are <b>CEPWRMD</b> of <b>CECTL1</b> register.

## Returns

**NONE** 

# 4.3.2.15 void COMP\_E\_setReferenceAccuracy ( uint32\_t comparator, uint\_fast16\_t referenceAccuracy )

Sets the reference accuracy

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE
referenceAccu-	is the reference accuracy setting of the comparator. Clocked is for low power/low accuracy.
racy	Valid values are
	■ COMP_E_ACCURACY_STATIC
	■ COMP_E_ACCURACY_CLOCKED
	Modified bits are CEREFACC of CECTL2 register.

The reference accuracy is set to the desired setting. Clocked is better for low power operations but has a lower accuracy.

#### **Returns**

**NONE** 

4.3.2.16 void COMP\_E\_setReferenceVoltage ( uint32\_t comparator, uint\_fast16\_t supplyVoltageReferenceBase, uint\_fast16\_t lowerLimitSupplyVoltageFractionOf32, uint\_fast16\_t upperLimitSupplyVoltageFractionOf32 )

Generates a Reference Voltage to the terminal selected during initialization.

#### **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:  COMP_E0_BASE COMP_E1_BASE
supplyVolt- ageReference-	decides the source and max amount of Voltage that can be used as a reference. Valid values are
Base	■ COMP_E_REFERENCE_AMPLIFIER_DISABLED
	■ COMP_E_VREFBASE1_2V
	■ COMP_E_VREFBASE2_0V
	■ COMP_E_VREFBASE2_5V
upperLimitSup- plyVoltageFrac- tionOf32	is the numerator of the equation to generate the reference voltage for the upper limit reference voltage. Valid values are between 0 and 32.
lowerLimitSup- plyVoltageFrac- tionOf32	is the numerator of the equation to generate the reference voltage for the lower limit reference voltage. Valid values are between 0 and 32.  Modified bits are <b>CEREF0</b> of <b>CECTL2</b> register.

Use this function to generate a voltage to serve as a reference to the terminal selected at initialization. The voltage is determined by the equation: Vbase  $\ast$  (Numerator / 32). If the upper and lower limit voltage numerators are equal, then a static reference is defined, whereas they are different then a hysteresis effect is generated.

#### Returns

**NONE** 

4.3.2.17 void COMP E shortInputs ( uint32 t *comparator* )

Shorts the two input pins chosen during initialization.

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function sets the bit that shorts the devices attached to the input pins chosen from the initialization of the comparator.

Modified bits are **CESHORT** of **CECTL1** register.

## **Returns**

**NONE** 

## 4.3.2.18 void COMP\_E\_swapIO ( uint32\_t comparator )

Toggles the bit that swaps which terminals the inputs go to, while also inverting the output of the comparator.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ \ bCOMP_E0
	■ \ bCOMP_E1

This function toggles the bit that controls which input goes to which terminal. After initialization, this bit is set to 0, after toggling it once the inputs are routed to the opposite terminal and the output is inverted.

Modified bits are CEEX of CECTL1 register.

## Returns

NONE

## 4.3.2.19 void COMP E toggleInterruptEdgeDirection ( uint32 t comparator )

Toggles the edge direction that would trigger an interrupt.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function will toggle which direction the output will have to go, whether rising or falling, to generate an interrupt based on a non-inverted interrupt. If the direction was rising, it is now falling, if it was falling, it is now rising.

Modified bits are CEIES of CECTL1 register.

#### Returns

NONE

## 4.3.2.20 void COMP E unregisterInterrupt ( uint32 t comparator )

Unregisters the interrupt handler for the Comparator E interrupt

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function unregisters the handler to be called when Comparator E interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

## See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

## Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

## 4.3.2.21 void COMP E unshortInputs ( uint32 t comparator )

Disables the short of the two input pins chosen during initialization.

## **Parameters**

comparator	is the instance of the Comparator module. Valid parameters vary from part to part, but can include:
	■ COMP_E0_BASE
	■ COMP_E1_BASE

This function clears the bit that shorts the devices attached to the input pins chosen from the initialization of the comparator.

Modified bits are CESHORT of CECTL1 register.

## Returns

**NONE** 

# 5 Cyclic Redundancy Check 32 (CRC32)

Module Operation	. 60
Programming Example	. 60
Definitions	. 61

## 5.1 Module Operation

The Cyclic Redundancy Check 32 (CRC32) API provides a set of functions for using the MSPWare CRC32 module. Functions are provided to initialize the CRC and create a CRC signature to check the validity of data. This is mostly useful in the communication of data, or as a startup procedure to as a more complex and accurate check of data.

The CRC32 module offers no interrupts and is used only to generate CRC signatures to verify against pre-made CRC signatures (Checksums).

The CRC32 module provides the capability for both 32-bit and 16-bit calculations. As such, the DriverLib API provides functionality for the user to provide variable bit-length data for either 16-bit or 32-bit calculations.

## 5.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the CRC32 module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

In the following very simple code example, an array of data is fed into the CRC32 module and the 32-bit calculation is retrieved:

## 5.3 Definitions

## **Functions**

- uint32 t CRC32 getResult (uint fast8 t crcType)
- uint32\_t CRC32\_getResultReversed (uint\_fast8\_t crcType)
- void CRC32 set16BitData (uint16 t dataIn, uint fast8 t crcType)
- void CRC32 set16BitDataReversed (uint16 t dataIn, uint fast8 t crcType)
- void CRC32\_set32BitData (uint32\_t dataIn)
- void CRC32\_set32BitDataReversed (uint32\_t dataIn)
- void CRC32\_set8BitData (uint8\_t dataIn, uint\_fast8\_t crcType)
- void CRC32\_set8BitDataReversed (uint8\_t dataIn, uint\_fast8\_t crcType)
- void CRC32\_setSeed (uint32\_t seed, uint\_fast8\_t crcType)

## 5.3.1 Detailed Description

The code for this module is contained in driverlib/crc32.c and driverlib/legacy/MSP432xx/legacy\_crc32.c, with driverlib/crc32.h and driverlib/legacy/MSP432xx/legacy\_crc32.h containing the API declarations for use by applications.

## 5.3.2 Function Documentation

## 5.3.2.1 uint32 t CRC32 getResult ( uint fast8 t crcType )

Returns the value of CRC Signature Result.

#### **Parameters**

crcTvpe	selects between CRC32 and CRC16 Valid values are CRC16_MODE and CRC32_MODE

This function returns the value of the signature result generated by the CRC. Bit 0 is treated as LSB.

## Returns

uint32 t Result

## 5.3.2.2 uint32\_t CRC32\_getResultReversed ( uint\_fast8\_t crcType )

Returns the bit-wise reversed format of the 32 bit Signature Result.

#### **Parameters**

crcTvpe	selects between CRC32 and CRC16 Valid values are CRC16 MODE and CRC32 MODE
CICTYPE	Sciects Detween Ontobe and Onto 10 valid values are Choid Wood and Chobe Wood

This function returns the bit-wise reversed format of the Signature Result. Bit 0 is treated as MSB.

#### Returns

uint32 t Result

## 5.3.2.3 void CRC32 set16BitData ( uint16 t dataIn, uint fast8 t crcType )

Sets the 16 Bit data to add into the CRC module to generate a new signature.

## **Parameters**

dataln	is the data to be added, through the CRC module, to the signature. Modified bits are
	CRC16DIW0 of CRC16DIW0 register. CRC32DIW0 of CRC32DIW0 register.
crcType	selects between CRC32 and CRC16 Valid values are CRC16_MODE and CRC32_MODE

This function sets the given data into the CRC module to generate the new signature from the current signature and new data. Bit 0 is treated as LSB

#### Returns

NONE

## 5.3.2.4 void CRC32 set16BitDataReversed ( uint16 t dataIn, uint fast8 t crcType )

Translates the data by reversing the bits in each 16 bit data and then sets this data to add into the CRC module to generate a new signature.

dataIn	is the data to be added, through the CRC module, to the signature. Modified bits are
	CRC16DIRBW0 of CRC16DIRBW0 register. CRC32DIRBW0 of CRC32DIRBW0 regis-
	ter.
crcType	selects between CRC32 and CRC16 Valid values are CRC16_MODE and CRC32_MODE

This function first reverses the bits in each byte of the data and then generates the new signature from the current signature and new translated data. Bit 0 is treated as MSB.

#### Returns

NONE

## 5.3.2.5 void CRC32\_set32BitData ( uint32\_t dataIn )

Sets the 32 Bit data to add into the CRC module to generate a new signature. Available only for CRC32 MODE and not for CRC16 MODE

## **Parameters**

dataln	is the data to be added, through the CRC module, to the signature.	Modified bits are
	CRC32DIL0 of CRC32DIL0 register.	

This function sets the given data into the CRC module to generate the new signature from the current signature and new data. Bit 0 is treated as LSB

#### **Returns**

NONE

## 5.3.2.6 void CRC32\_set32BitDataReversed ( uint32\_t dataIn )

Translates the data by reversing the bits in each 32 Bit Data and then sets this data to add into the CRC module to generate a new signature. Available only for CRC32 mode and not for CRC16 mode

## **Parameters**

dataIn	is the data to be added, through the CRC module, to the signature. Modified bits are
	CRC32DIRBL0 of CRC32DIRBL0 register.

This function first reverses the bits in each byte of the data and then generates the new signature from the current signature and new translated data. Bit 0 is treated as MSB.

## Returns

NONE

## 5.3.2.7 void CRC32\_set8BitData ( uint8\_t dataIn, uint\_fast8\_t crcType )

Sets the 8 Bit data to add into the CRC module to generate a new signature.

dataln	is the data to be added, through the CRC module, to the signature. Modified bits are
	CRC16DIB0 of CRC16DIB0 register. CRC32DIB0 of CRC32DIB0 register.
crcType	selects between CRC32 and CRC16 Valid values are CRC16_MODE and CRC32_MODE

This function sets the given data into the CRC module to generate the new signature from the current signature and new data. Bit 0 is treated as LSB.

#### Returns

NONE

## 5.3.2.8 void CRC32\_set8BitDataReversed ( uint8\_t dataIn, uint\_fast8\_t crcType )

Translates the data by reversing the bits in each 8 bit data and then sets this data to add into the CRC module to generate a new signature.

#### **Parameters**

dataln	is the data to be added, through the CRC module, to the signature. Modified bits are
	CRC16DIRBB0 of CRC16DIRBB0 register. CRC32DIRBB0 of CRC32DIRBB0 register.
сгсТуре	selects between CRC32 and CRC16 Valid values are CRC16_MODE and CRC32_MODE

This function first reverses the bits in each byte of the data and then generates the new signature from the current signature and new translated data. Bit 0 is treated as MSB.

#### **Returns**

**NONE** 

## 5.3.2.9 void CRC32\_setSeed ( uint32\_t seed, uint\_fast8\_t crcType )

Sets the seed for the CRC.

## **Parameters**

seed	is the seed for the CRC to start generating a signature from. Modified bits are
	CRC16INIRESL0 of CRC16INIRESL0 register. CRC32INIRESL0 of CRC32INIRESL0
	register
crcType	selects between CRC32 and CRC16 Valid values are CRC16_MODE and CRC32_MODE

This function sets the seed for the CRC to begin generating a signature with the given seed and all passed data. Using this function resets the CRC32 signature.

#### **Returns**

NONE

# 6 Clock System (CS)

Module Operation	. 65
Timeout Parameters	. 65
Custom DCO Frequencies	. 65
Specifying External Crystal Frequencies	.65
Programming Example	. 66
Definitions	. 67

# 6.1 Module Operation

The clock system module for DriverLib gives users the ability to fully configure and control all aspects of the MSP432 clock system. This includes initializing and maintaining the MCLK, ACLK, HSMCLK, SMCLK, and BCLK clock systems. Additionally, APIs exist for configuring connected crystal oscillators as well as configuring/manipulating the DCO and reference oscillator.

## 6.2 Timeout Parameters

For crystal configuration APIs (starting the LFXT and HFXT), a "timeout" API exists that will return control of execution back to the user application if a specified duration passes. The variable that is passed into these functions is a unit of time specified by how many "loop iterations" elapse before unsuccessful stabilization of the respected crystal. The API will attempt to check to see if there was a crystal fault, clear the crystal fault flag, and repeat the check until no fault exists. If the user calls the API with a specified timeout, the loop will only check the given number of loop iterations for a successfully stabilized crystal.

## 6.3 Custom DCO Frequency

For tuning the DCO frequency to a specific frequency, a convenient CS\_setDCOFrequency function is provided to users. This function accepts any uint32\_t frequency and automatically calculates the appropriate tuning parameters to get the DCO frequency as close as possible to the provided frequency. Note that with this function, floating point math is involved so if efficiency is a concern the user should enable the FPU using the FPU enableModule function.

## 6.4 Specifying External Crystal Frequencies

MSP432 DriverLib has a variety of convenience functions for obtaining the specific frequency of a clock source ( such as CS\_getMCLK ). If a clock source is sourced from an external crystal, the crystal frequency must be specified explicitly using the CS\_setExternalClockSourceFrequency function. This function must be used prior to the getters for the clock source if an external crystal is used.

# 6.5 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the CS module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to start the external high frequency crystal and source MCLK from this crystal. An LED is configured as an output in this example as well. For a set of more detailed code examples, please refer to the code examples in the examples/ directory of the MSPWare release:

## 6.6 Definitions

## **Functions**

- void CS clearInterruptFlag (uint32 t flags)
- void CS\_disableClockRequest (uint32\_t selectClock)
- void CS disableDCOExternalResistor (void)
- void CS disableFaultCounter (uint fast8 t counterSelect)
- void CS\_disableInterrupt (uint32\_t flags)
- void CS\_enableClockRequest (uint32\_t selectClock)
- void CS enableDCOExternalResistor (void)
- void CS enableFaultCounter (uint fast8 t counterSelect)
- void CS enableInterrupt (uint32 t flags)
- uint32 t CS getACLK (void)
- uint32 t CS getBCLK (void)
- uint32 t CS getDCOFrequency (void)
- uint32\_t CS\_getEnabledInterruptStatus (void)
- uint32 t CS getHSMCLK (void)
- uint32 t CS getInterruptStatus (void)
- uint32 t CS getMCLK (void)
- uint32 t CS getSMCLK (void)
- void CS\_initClockSignal (uint32\_t selectedClockSignal, uint32\_t clockSource, uint32\_t clockSourceDivider)
- void CS registerInterrupt (void(\*intHandler)(void))
- void CS resetFaultCounter (uint\_fast8\_t counterSelect)
- void CS setDCOCenteredFrequency (uint32 t dcoFreq)
- void CS setDCOExternalResistorCalibration (uint fast8 t uiCalData, uint fast8 t freqRange)
- void CS\_setDCOFrequency (uint32\_t dcoFrequency)
- void CS\_setExternalClockSourceFrequency (uint32\_t lfxt\_XT\_CLK\_frequency, uint32\_t hfxt XT CLK frequency)
- void CS\_setReferenceOscillatorFrequency (uint8\_t referenceFrequency)
- void CS startFaultCounter (uint\_fast8\_t counterSelect, uint\_fast8\_t countValue)
- bool CS\_startHFXT (bool bypassMode)
- bool CS\_startHFXTWithTimeout (bool bypassMode, uint32\_t timeout)
- bool CS startLFXT (uint32 t xtDrive)
- bool CS startLFXTWithTimeout (uint32 t xtDrive, uint32 t timeout)
- void CS\_tuneDCOFrequency (int16\_t tuneParameter)
- void CS unregisterInterrupt (void)

## 6.6.1 Detailed Description


The code for this module is contained in driverlib/cs.c, with driverlib/cs.h containing the API declarations for use by applications.

## 6.6.2 Function Documentation

## 6.6.2.1 void CS clearInterruptFlag ( uint32 t flags )

Clears clock system interrupt sources.

#### **Parameters**



The specified clock system interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep it from being called again immediately upon exit.

#### Note

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### Returns

None.

## 6.6.2.2 void CS disableClockRequest ( uint32 t selectClock )

Disables conditional module requests

#### **Parameters**

selectClock	selects specific request disables. Valid values are are a logical OR of the following values:
	■ CS_ACLK,
	■ CS_HSMCLK,
	■ CS_SMCLK,
	■ CS_MCLK

## **Returns**

NONE

## 6.6.2.3 void CS\_disableDCOExternalResistor (void)

Disables the external resistor for DCO operation

## Returns

NONE

## 6.6.2.4 void CS disableFaultCounter ( uint fast8 t counterSelect )

Disables the fault counter for the CS module. This function can disable either the HFXT fault counter or the LFXT fault counter.

## **Parameters**

counterSelect	selects the fault counter to disable
	■ CS_HFXT_FAULT_COUNTER
	■ CS_LFXT_FAULT_COUNTER

## Returns

NONE

## 6.6.2.5 void CS\_disableInterrupt ( uint32\_t flags )

Disables individual clock system interrupt sources.

## **Parameters**

flags	is a bit mask of the interrupt sources to be disabled. Must be a logical OR of:  CS_LFXT_FAULT,  CS_HFXT_FAULT,  CS_DCOMIN_FAULT,  CS_DCOMAX_FAULT,  CS_DCO_OPEN_FAULT,  CS_STARTCOUNT_LFXT_FAULT,
	■ CS_STARTCOUNT_LFXT_FAULT, ■ CS_STARTCOUNT_HFXT_FAULT,

## **Note**

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### Returns

None.

6.6.2.6 void CS\_enableClockRequest ( uint32\_t selectClock )

Enables conditional module requests

selectClock	selects specific request enables. Valid values are are a logical OR of the following values:
	■ CS_ACLK,
	■ CS_HSMCLK,
	■ CS_SMCLK,
	■ CS_MCLK

## **Returns**

NONE

## 6.6.2.7 void CS\_enableDCOExternalResistor (void)

Enables the external resistor for DCO operation

## **Returns**

NONE

## 6.6.2.8 void CS\_enableFaultCounter ( uint\_fast8\_t counterSelect )

Enables the fault counter for the CS module. This function can enable either the HFXT fault counter or the LFXT fault counter.

## **Parameters**

counterSelect	selects the fault counter to enable
	■ CS_HFXT_FAULT_COUNTER
	■ CS_LFXT_FAULT_COUNTER

#### **Returns**

**NONE** 

## 6.6.2.9 void CS\_enableInterrupt ( uint32\_t flags )

Enables individual clock control interrupt sources.

#### **Parameters**

flags	is a bit mask of the interrupt sources to be enabled. Must be a logical OR of:
	■ CS_LFXT_FAULT,
	■ CS_HFXT_FAULT,
	■ CS_DCOMIN_FAULT,
	■ CS_DCOMAX_FAULT,
	■ CS_DCO_OPEN_FAULT,
	■ CS_STARTCOUNT_LFXT_FAULT,
	■ CS_STARTCOUNT_HFXT_FAULT,

This function enables the indicated clock system interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### **Returns**

None.

## 6.6.2.10 uint32 t CS getACLK (void)

Get the current ACLK frequency.

If a oscillator fault is set, the frequency returned will be based on the fail safe mechanism of CS module. The user of this API must ensure that CS\_setExternalClockSourceFrequency() API was invoked before in case LFXT is being used.

#### **Returns**

Current ACLK frequency in Hz

## 6.6.2.11 uint32 t CS getBCLK (void)

Get the current BCLK frequency.

If a oscillator fault is set, the frequency returned will be based on the fail safe mechanism of CS module. The user of this API must ensure that CS\_setExternalClockSourceFrequency API was invoked before in case LFXT or HFXT is being used.

#### Returns

Current BCLK frequency in Hz

## 6.6.2.12 uint32 t CS getDCOFrequency (void)

Gets the current tuned DCO frequency. If no tuning has been done, this returns the nominal DCO frequency of the current DCO range. Note that this function will grab any constant/calibration data from the DDDS table without any user interaction needed.

#### Note

This function uses floating point math to calculate the DCO tuning parameter. If efficiency is a concern, the user should use the FPU\_enableModule function (if available) to enable the floating point co-processor.

#### **Returns**

Current DCO frequency in Hz

References SysCtl\_getTLVInfo().

## 6.6.2.13 uint32\_t CS\_getEnabledInterruptStatus (void)

Gets the current interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

#### Returns

The current interrupt status, enumerated as a bit field of

- CS LFXT FAULT,
- CS HFXT FAULT,
- CS DCO OPEN FAULT,
- CS DCO SHORT FAULT,
- CS STARTCOUNT LFXT FAULT,
- CS STARTCOUNT HFXT FAULT,

#### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

References CS getInterruptStatus().

### 6.6.2.14 uint32 t CS getHSMCLK (void)

Get the current HSMCLK frequency.

If a oscillator fault is set, the frequency returned will be based on the fail safe mechanism of CS module. The user of this API must ensure that CS\_setExternalClockSourceFrequency API was invoked before in case LFXT or HFXT is being used.

#### Returns

Current HSMCLK frequency in Hz

## 6.6.2.15 uint32\_t CS\_getInterruptStatus (void)

Gets the current interrupt status.

#### Returns

The current interrupt status, enumerated as a bit field of:

- CS LFXT FAULT,
- CS HFXT FAULT,
- CS DCO OPEN FAULT,
- CS DCO SHORT FAULT,
- CS STARTCOUNT LFXT FAULT,
- CS STARTCOUNT HFXT FAULT,

#### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

Referenced by CS getEnabledInterruptStatus().

## 6.6.2.16 uint32 t CS getMCLK (void)

Get the current MCLK frequency.

If a oscillator fault is set, the frequency returned will be based on the fail safe mechanism of CS module. The user of this API must ensure that CS\_setExternalClockSourceFrequency API was invoked before in case LFXT or HFXT is being used.

#### Returns

Current MCLK frequency in Hz

## 6.6.2.17 uint32\_t CS\_getSMCLK (void)

Get the current SMCLK frequency.

If a oscillator fault is set, the frequency returned will be based on the fail safe mechanism of CS module. The user of this API must ensure that CS\_setExternalClockSourceFrequency API was invoked before in case LFXT or HFXT is being used.

#### Returns

Current SMCLK frequency in Hz

# 6.6.2.18 void CS\_initClockSignal ( uint32\_t selectedClockSignal, uint32\_t clockSource, uint32\_t clockSourceDivider )

This function initializes each of the clock signals. The user must ensure that this function is called for each clock signal. If not, the default state is assumed for the particular clock signal. Refer to DriverLib documentation for CS module or Device Family User's Guide for details of default clock signal states.

Note that this function is blocking and will wait on the appropriate bit to be set in the CSSTAT READY register to be set before setting the clock source.

Also note that when HSMCLK and SMCLK share the same clock signal. If you change the clock signal for HSMCLK, the clock signal for SMCLK will change also (and vice-versa).

HFXTCLK is not available for BCLK or ACLK.

#### **Parameters**

selected-	Clock signal to initialize.
ClockSignal	■ CS_ACLK,
	■ CS_MCLK,
	■ CS_HSMCLK
	■ CS_SMCLK
	■ CS_BCLK [clockSourceDivider is ignored for this parameter]
clockSource	Clock source for the selectedClockSignal signal.
	■ CS_LFXTCLK_SELECT,
	■ CS_HFXTCLK_SELECT,
	■ CS_VLOCLK_SELECT, [Not available for BCLK]
	■ CS_DCOCLK_SELECT, [Not available for ACLK, BCLK]
	■ CS_REFOCLK_SELECT,
	■ CS_MODOSC_SELECT [Not available for ACLK, BCLK]
clockSourceDi- vider	- selected the clock divider to calculate clock signal from clock source. This parameter is ignored when setting BLCK. Valid values are:
	■ CS_CLOCK_DIVIDER_1,
	■ CS_CLOCK_DIVIDER_2,
	■ CS_CLOCK_DIVIDER_4,
	■ CS_CLOCK_DIVIDER_8,
	■ CS_CLOCK_DIVIDER_16,
	■ CS_CLOCK_DIVIDER_32,
	■ CS_CLOCK_DIVIDER_64,
	■ CS_CLOCK_DIVIDER_128

#### Returns

NONE

## 6.6.2.19 void CS\_registerInterrupt (void(\*)(void) intHandler)

Registers an interrupt handler for the clock system interrupt.

*intHandler* is a pointer to the function to be called when the clock system interrupt occurs.

This function registers the handler to be called when a clock system interrupt occurs. This function enables the global interrupt in the interrupt controller; specific clock system interrupts must be enabled via CS\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via CS\_clearInterruptFlag().

Clock System can generate interrupts when

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

## 6.6.2.20 void CS resetFaultCounter ( uint fast8 t counterSelect )

Resets the fault counter for the CS module. This function can reset either the HFXT fault counter or the LFXT fault counter.

#### **Parameters**

counterSelect	selects the fault counter to reset
	■ CS_HFXT_FAULT_COUNTER
	■ CS_LFXT_FAULT_COUNTER

#### **Returns**

**NONE** 

## 6.6.2.21 void CS setDCOCenteredFrequency ( uint32 t dcoFreq )

Sets the centered frequency of DCO operation. Each frequency represents the centred frequency of a particular frequency range. Further tuning can be achieved by using the CS\_tuneDCOFrequency function. Note that setting the nominal frequency will reset the tuning parameters.

#### **Parameters**

dcoFreq	selects between the valid frequencies:
	■ CS_DCO_FREQUENCY_1_5, [1MHz to 2MHz]
	■ CS_DCO_FREQUENCY_3, [2MHz to 4MHz]
	■ CS_DCO_FREQUENCY_6, [4MHz to 8MHz]
	■ CS_DCO_FREQUENCY_12, [8MHz to 16MHz]
	■ CS_DCO_FREQUENCY_24, [16MHz to 32MHz]
	■ CS_DCO_FREQUENCY_48 [32MHz to 64MHz]

#### **Returns**

NONE

Referenced by CS\_setDCOFrequency().

# 6.6.2.22 void CS\_setDCOExternalResistorCalibration ( uint\_fast8\_t uiCalData, uint fast8 t freqRange )

Sets the calibration value for the DCO when using the external resistor mode. This value is used for tuning the DCO to custom frequencies. By default, the value in the CS module is populated by the calibration data of the suggested external resistor (see device datasheet).

#### **Parameters**

calData	is the calibration data constant for the external resistor.
freqRange	is the range of the DCO to set the external calibration for. Frequencies above 32MHZ
	have a different calibration value than frequencies below 32MHZ.

#### Returns

None

## 6.6.2.23 void CS\_setDCOFrequency ( uint32\_t dcoFrequency )

Automatically sets/tunes the DCO to the given frequency. Any valid value up to max frequency in the spec can be given to this function and the API will do its best to determine the correct tuning parameter.

#### **Note**

The frequency ranges that can be custom tuned on early release MSP432 devices is limited. For further details on supported tunable frequencies, please refer to the device errata sheet or data sheet.

#### **Parameters**

dcoFrequency	Frequency in Hz that the user wants to set the DCO to.	

#### Note

This function uses floating point math to calculate the DCO tuning parameter. If efficiency is a concern, the user should use the FPU\_enableModule function (if available) to enable the floating point co-processor.

#### **Returns**

None

Automatically sets/tunes the DCO to the given frequency. Any valid value up to (and including) 64Mhz can be given to this function and the API will do its best to determine the correct tuning parameter.

#### Note

This function is not currently available on pre-release MSP432 devices. On early release versions of MSP432, the DCO calibration information has not been populated making the DCO only able to operate at the pre-calibrated centered frequencies accessible by the CS\_setDCOCenteredFrequency function. While this function will be added on the final devices being released, for early silicon please default to the pre-calibrated DCO center frequencies.

#### **Parameters**

dcoFrequency	Frequency in Hz (150	00000 - 64000000) that the user wants to set the DCO to	
--------------	----------------------	---	--

#### Note

This function uses floating point math to calculate the DCO tuning parameter. If efficiency is a concern, the user should use the FPU\_enableModule function (if available) to enable the floating point co-processor.

#### **Returns**

None

References CS\_setDCOCenteredFrequency(), CS\_tuneDCOFrequency(), and SysCtl\_getTLVInfo().

6.6.2.24 void CS\_setExternalClockSourceFrequency ( uint32\_t *lfxt\_XT\_CLK\_frequency*, uint32\_t *hfxt\_XT\_CLK\_frequency* )

This function sets the external clock sources LFXT and HFXT crystal oscillator frequency values. This function must be called if an external crystal LFXT or HFXT is used and the user intends to call CS\_getSMCLK, CS\_getMCLK, CS\_getBCLK, CS\_getHSMCLK, CS\_getACLK and any of the HFXT oscillator control functions

#### **Parameters**

	is the LFXT crystal frequencies in Hz
Ifxt_XT_CLK_freq	uency
	is the HFXT crystal frequencies in Hz
hfxt_XT_CLK_frequency	

#### Returns

None

6.6.2.25 void CS\_setReferenceOscillatorFrequency ( uint8\_t referenceFrequency )

Selects between the frequency of the internal REFO clock source

**Parameters** 

referenceFre-	selects between the valid frequencies:
quency	■ CS_REFO_32KHZ,
	■ CS_REFO_128KHZ,

#### **Returns**

NONE

# 6.6.2.26 void CS\_startFaultCounter ( uint\_fast8\_t counterSelect, uint\_fast8\_t countValue )

Sets the count for the start value of the fault counter. This function can be used to set either the HFXT count or the LFXT count.

#### **Parameters**

counterSelect	selects the fault counter to reset	
	■ CS_HFXT_FAULT_COUNTER	
	■ CS_LFXT_FAULT_COUNTER	
countValue	selects the cycles to set the fault counter to	
	■ CS_FAULT_COUNTER_4096_CYCLES	
	■ CS_FAULT_COUNTER_8192_CYCLES	
	■ CS_FAULT_COUNTER_16384_CYCLES	
	■ CS_FAULT_COUNTER_32768_CYCLES	

#### **Returns**

NONE

## 6.6.2.27 bool CS\_startHFXT ( bool bypassMode )

Initializes the HFXT crystal oscillator, which supports crystal frequencies between 0 MHz and 48 MHz, depending on the selected drive strength. Loops until all oscillator fault flags are cleared, with no timeout. See the device-specific data sheet for appropriate drive settings. NOTE: User must call CS\_setExternalClockSourceFrequency to set frequency of external clocks before calling this function.

#### **Parameters**

hvnassMode	When this variable is set, the oscillator will start in bypass mode and the signal can be
Dypassiviouc	which this variable is set, the oscillator will start in bypass mode and the signal can be
	generated by a digital square wave.

#### Returns

true if started correctly, false otherwise

References CS\_startHFXTWithTimeout().

## 6.6.2.28 bool CS startHFXTWithTimeout ( bool bypassMode, uint32 t timeout )

Initializes the HFXT crystal oscillator, which supports crystal frequencies between 0 MHz and 48 MHz, depending on the selected drive strength. Loops until all oscillator fault flags are cleared, with no timeout. See the device-specific data sheet for appropriate drive settings. NOTE: User must call CS\_setExternalClockSourceFrequency to set frequency of external clocks before calling this function. This function has a timeout associated with stabilizing the oscillator.

#### **Parameters**

bypassMode	When this variable is set, the oscillator will start in bypass mode and the signal can be	
	generated by a digital square wave.	
timeout	is the count value that gets decremented every time the loop that clears oscillator fault	
	flags gets executed.	

#### Returns

true if started correctly, false otherwise

References SysCtl\_disableNMISource(), SysCtl\_enableNMISource(), and SysCtl\_getNMISourceStatus().

Referenced by CS startHFXT().

## 6.6.2.29 bool CS startLFXT ( uint32 t xtDrive )

Initializes the LFXT crystal oscillator, which supports crystal frequencies up to 50kHz, depending on the selected drive strength. Loops until all oscillator fault flags are cleared, with no timeout. See the device-specific data sheet for appropriate drive settings. NOTE: User must call CS\_setExternalClockSourceFrequency to set frequency of external clocks before calling this function.

#### **Parameters**

xtDrive	is the target drive strength for the LFXT crystal oscillator. Valid values are:
	■ CS_LFXT_DRIVE0,
	■ CS_LFXT_DRIVE1,
	■ CS_LFXT_DRIVE2,
	■ CS_LFXT_DRIVE3, [Default Value]
	■ CS_LFXT_BYPASS

#### Note

When CS\_LFXT\_BYPASS is passed as a parameter the oscillator will start in bypass mode and the signal can be generated by a digital square wave.

#### Returns

true if started correctly, false otherwise

References CS\_startLFXTWithTimeout().

## 6.6.2.30 bool CS startLFXTWithTimeout ( uint32 t xtDrive, uint32 t timeout )

Initializes the LFXT crystal oscillator, which supports crystal frequencies up to 50kHz, depending on the selected drive strength. Loops until all oscillator fault flags are cleared. See the device-specific data sheet for appropriate drive settings. NOTE: User must call CS\_setExternalClockSourceFrequency to set frequency of external clocks before calling this function. This function has a timeout associated with stabilizing the oscillator.

#### **Parameters**

xtDrive	is the target drive strength for the LFXT crystal oscillator. Valid values are:
	■ CS_LFXT_DRIVE0,
	■ CS_LFXT_DRIVE1,
	■ CS_LFXT_DRIVE2,
	■ CS_LFXT_DRIVE3, [Default Value]
	■ CS_LFXT_BYPASS

#### Note

When CS\_LFXT\_BYPASS is passed as a parameter the oscillator will start in bypass mode and the signal can be generated by a digital square wave.

#### **Parameters**

timeout	is the count value that gets decremented every time the loop that clears oscillator fault
	flags gets executed.

#### Returns

true if started correctly, false otherwise

References SysCtl\_disableNMISource(), SysCtl\_enableNMISource(), and SysCtl\_getNMISourceStatus().

Referenced by CS\_startLFXT().

## 6.6.2.31 void CS\_tuneDCOFrequency ( int16\_t tuneParameter )

Tunes the DCO to a specific frequency. Tuning of the DCO is based off of the following equation in the user's guide:

See the user's guide for more detailed information about DCO tuning.

#### Note

This function is not currently available on pre-release MSP432 devices. On early release versions of MSP432, the DCO calibration information has not been populated making the DCO only able to operate at the pre-calibrated centered frequencies accessible by the CS\_setDCOCenteredFrequency function. While this function will be added on the final devices being released, for early silicon please default to the pre-calibrated DCO center frequencies.

tuneParameter | Tuning parameter in 2's Compliment representation. Can be negative or positive.

#### Returns

**NONE** 

Referenced by CS\_setDCOFrequency().

## 6.6.2.32 void CS unregisterInterrupt (void)

Unregisters the interrupt handler for the clock system.

This function unregisters the handler to be called when a clock system interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

## 7 Direct Memory Access Controller (DMA)

Module Operation	83
Conversion Modes	85
Definitions	86

## 7.1 Module Operation

The Micro Direct Memory Access (DMA) API provides functions to configure the MSP432 uDMA controller. The DMA controller is designed to work with the ARM Cortex-M processor and provides an efficient and low-overhead means of transferring blocks of data in the system.

The DMA controller has the following features:

- dedicated channels for supported peripherals
- one channel each for receive and transmit for devices with receive and transmit paths
- dedicated channel for software initiated data transfers
- channels can be independently configured and operated
- an arbitration scheme that is configurable per channel
- two levels of priority
- subordinate to Cortex-M processor bus usage
- data sizes of 8, 16, or 32 bits
- address increment of byte, half-word, word, or none
- maskable device requests
- optional software initiated transfers on any channel
- interrupt on transfer completion

The uDMA controller supports several different transfer modes, allowing for complex transfer schemes. The following transfer modes are provided:

- **Basic** mode performs a simple transfer when a request is asserted by a device. This mode is appropriate to use with peripherals where the peripheral asserts the request signal whenever data should be transferred. The transfer pauses if the request is de-asserted, even if the transfer is not complete.
- Auto-request mode performs a simple transfer that is started by a request, but always completes the entire transfer, even if the request is de-asserted. This mode is appropriate to use with software-initiated transfers.
- **Ping-Pong** mode is used to transfer data to or from two buffers, switching from one buffer to the other as each buffer fills. This mode is appropriate to use with peripherals as a way to ensure a continuous flow of data to or from the peripheral. However, it is more complex to set up and requires code to manage the ping-pong buffers in the interrupt handler.
- **Memory scatter-gather** mode is a complex mode that provides a way to set up a list of transfer "tasks" for the uDMA controller. Blocks of data can be transferred to and from arbitrary locations in memory.
- Peripheral scatter-gather mode is similar to memory scatter-gather mode except that it is controlled by a peripheral request.

Detailed explanation of the various transfer modes is beyond the scope of this document. Please refer to the device data sheet for more information on the operation of the uDMA controller.

## 7.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the DMA module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief example of how to configure the DMA controller to transfer from a data array (data\_array) to the EUSCI I2C module to be sent over the I2C line. This is useful in the sense that the EUSCI module does not constantly have to wake up the CPU in order to load the next byte into the buffer.

```
/* Configuring DMA module */
MAP_DMA_enableModule();
MAP_DMA_setControlBase(controlTable);
/* Assigning Channel 2 to EUSCIB1TXO, and Channel 5 to EUSCIB2RXO and
  enabling channels 2 and 5*/
MAP_DMA_assignChannel(DMA_CH2_EUSCIB1TX0);
MAP_DMA_assignChannel(DMA_CH5_EUSCIB2RX0);
 /* Disabling channel attributes */
MAP_DMA_disableChannelAttribute(DMA_CH2_EUSCIB1TX0,
                                   UDMA_ATTR_ALTSELECT | UDMA_ATTR_USEBURST |
                                   UDMA_ATTR_HIGH_PRIORITY |
                                   UDMA_ATTR_REQMASK);
MAP_DMA_disableChannelAttribute(DMA_CH5_EUSCIB2RX0,
                                   UDMA_ATTR_ALTSELECT | UDMA_ATTR_USEBURST |
                                   UDMA_ATTR_HIGH_PRIORITY |
                                   UDMA ATTR REOMASK);
/* Setting Control Indexes */
MAP_DMA_setChannelControl(UDMA_PRI_SELECT | DMA_CH2_EUSCIB1TX0,
        UDMA_SIZE_8 | UDMA_SRC_INC_8 | UDMA_DST_INC_NONE | UDMA_ARB_1);
MAP_DMA_setChannelControl(UDMA_PRT_SELECT | DMA_CH5_EUSCIB2RXO, UDMA_SIZE_8 | UDMA_SRC_INC_NONE | UDMA_DST_INC_8 | UDMA_ARB_1);
MAP_DMA_setChannelTransfer(UDMA_PRI_SELECT | DMA_CH2_EUSCIB1TX0,
        UDMA_MODE_BASIC, data_array,
        (void*) MAP_I2C_getTransmitBufferAddressForDMA(EUSCI_B1_BASE), 1024);
MAP_DMA_setChannelTransfer(UDMA_PRI_SELECT | DMA_CH5_EUSCIB2RX0,
        UDMA MODE BASIC.
        (\verb|void*|) \verb|MAP_I2C_getReceiveBufferAddressForDMA(EUSCI_B2_BASE)|, recBuffer, \\
        1024);
/* Assigning/Enabling Interrupts */
MAP_DMA_assignInterrupt(DMA_INT1, 2);
MAP_Interrupt_enableInterrupt(INT_DMA_INT1);
/\star Now that the DMA is primed and setup, enabling the channels. The EUSCI
  * hardware should take over and transfer/receive all bytes */
MAP_DMA_enableChannel(2);
MAP_DMA_enableChannel(5);
/* Sending the start condition */
MAP_I2C_masterSendStart(EUSCI_B1_BASE);
while(!MAP_I2C_masterIsStartSent(EUSCI_B1_BASE));
```

## 7.3 Definitions

## Macros

#define DMA\_TaskStructEntry(transferCount, itemSize, srcIncrement, srcAddr, dstIncrement, dstAddr, arbSize, mode)

## **Functions**

- void DMA\_assignChannel (uint32\_t mapping)
- void DMA\_assignInterrupt (uint32\_t interruptNumber, uint32\_t channel)
- void DMA clearErrorStatus (void)
- void DMA\_clearInterruptFlag (uint32\_t intChannel)
- void DMA\_disableChannel (uint32\_t channelNum)
- void DMA\_disableChannelAttribute (uint32\_t channelNum, uint32\_t attr)
- void DMA\_disableInterrupt (uint32\_t interruptNumber)
- void DMA disableModule (void)
- void DMA enableChannel (uint32 t channelNum)
- void DMA enableChannelAttribute (uint32 t channelNum, uint32 t attr)
- void DMA\_enableInterrupt (uint32\_t interruptNumber)
- void DMA\_enableModule (void)
- uint32 t DMA getChannelAttribute (uint32 t channelNum)
- uint32\_t DMA\_getChannelMode (uint32\_t channelStructIndex)
- uint32\_t DMA\_getChannelSize (uint32\_t channelStructIndex)
- void \* DMA getControlAlternateBase (void)
- void \* DMA\_getControlBase (void)
- uint32\_t DMA\_getErrorStatus (void)
- uint32\_t DMA\_getInterruptStatus (void)
- bool DMA isChannelEnabled (uint32 t channelNum)
- void DMA registerInterrupt (uint32 t intChannel, void(\*intHandler)(void))
- void DMA requestChannel (uint32 t channelNum)
- void DMA\_requestSoftwareTransfer (uint32\_t channel)
- void DMA setChannelControl (uint32 t channelStructIndex, uint32 t control)
- void DMA\_setChannelScatterGather (uint32\_t channelNum, uint32\_t taskCount, void \*taskList, uint32\_t isPeriphSG)
- void DMA\_setChannelTransfer (uint32\_t channelStructIndex, uint32\_t mode, void \*srcAddr, void \*dstAddr, uint32\_t transferSize)
- void DMA\_setControlBase (void \*controlTable)
- void DMA unregisterInterrupt (uint32 t intChannel)

## 7.3.1 Detailed Description

The code for this module is contained in driverlib/dma.c, with driverlib/dma.h containing the API declarations for use by applications.

## 7.3.2 Macro Definition Documentation

7.3.2.1 #define DMA\_TaskStructEntry( transferCount, itemSize, srcIncrement, srcAddr, dstIncrement, dstAddr, arbSize, mode)

A helper macro for building scatter-gather task table entries.

This macro is intended to be used to help populate a table of DMA tasks for a scatter-gather transfer. This macro will calculate the values for the fields of a task structure entry based on the input parameters.

There are specific requirements for the values of each parameter. No checking is done so it is up to the caller to ensure that correct values are used for the parameters.

The **transferCount** parameter is the number of items that will be transferred by this task. It must be in the range 1-1024.

The **itemSize** parameter is the bit size of the transfer data. It must be one of **UDMA\_SIZE\_8**, **UDMA\_SIZE\_16**, or **UDMA\_SIZE\_32**.

The *srcIncrement* parameter is the increment size for the source data. It must be one of UDMA\_SRC\_INC\_8, UDMA\_SRC\_INC\_16, UDMA\_SRC\_INC\_32, or UDMA\_SRC\_INC\_NONE.

The **srcAddr** parameter is a void pointer to the beginning of the source data.

The **dstIncrement** parameter is the increment size for the destination data. It must be one of **UDMA\_DST\_INC\_8**, **UDMA\_DST\_INC\_16**, **UDMA\_DST\_INC\_32**, or **UDMA\_DST\_INC\_NONE**.

The **dstAddr** parameter is a void pointer to the beginning of the location where the data will be transferred.

The **arbSize** parameter is the arbitration size for the transfer, and must be one of **UDMA\_ARB\_1**, **UDMA\_ARB\_2**, **UDMA\_ARB\_4**, and so on up to **UDMA\_ARB\_1024**. This is used to select the arbitration size in powers of 2, from 1 to 1024.

The *mode* parameter is the mode to use for this transfer task. It must be one of **UDMA\_MODE\_BASIC**, **UDMA\_MODE\_AUTO**, **UDMA\_MODE\_MEM\_SCATTER\_GATHER**, or **UDMA\_MODE\_PER\_SCATTER\_GATHER**. Note that normally all tasks will be one of the scatter-gather modes while the last task is a task list will be AUTO or BASIC.

This macro is intended to be used to initialize individual entries of a structure of DMA ControlTable type, like this:

```
* DMA_ControlTable MyTaskList[] =

* 
DMA_TaskStructEntry(Task1Count, UDMA_SIZE_8,

* UDMA_SRC_INC_8, MySourceBuf,

* UDMA_DST_INC_8, MyDestBuf,

* UDMA_ARB_8, UDMA_MODE_MEM_SCATTER_GATHER),

* DMA_TaskStructEntry(Task2Count, ...),

* }

*
```

#### **Parameters**

transferCount is the count of items to transfer for this task.

itemSize	is the bit size of the items to transfer for this task.
srcIncrement	is the bit size increment for source data.
	10 1110 01111 1110 01111 1110 011111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 1111 1110 110
dstIncrement	is the bit size increment for destination data.
	is the starting address of the destination data.
arbSize	is the arbitration size to use for the transfer task.
mode	is the transfer mode for this task.

#### **Returns**

Nothing; this is not a function.

## 7.3.3 Function Documentation

## 7.3.3.1 void DMA assignChannel ( uint32 t mapping )

Assigns a peripheral mapping for a DMA channel.

#### **Parameters**

mapping   is a macro specifying the peripheral assignment for a channel.	

This function assigns a peripheral mapping to a DMA channel. It is used to select which peripheral is used for a DMA channel. The parameter *mapping* should be one of the macros named **UDMA\_CHn\_tttt** from the header file *dma.h*. For example, to assign DMA channel 0 to the eUSCI AO RX channel, the parameter should be the macro **UDMA\_CH1\_EUSCIAORX**.

Please consult the data sheet for a table showing all the possible peripheral assignments for the DMA channels for a particular device.

#### Returns

None.

## 7.3.3.2 void DMA\_assignInterrupt ( uint32\_t interruptNumber, uint32\_t channel )

Assigns a specific DMA channel to the corresponding interrupt handler. For MSP432 devices, there are three configurable interrupts, and one master interrupt. This function will assign a specific DMA channel to the provided configurable DMA interrupt.

Note that once a channel is assigned to a configurable interrupt, it will be masked in hardware from the master DMA interrupt (interruptNumber zero). This function can also be used in conjunction with the DMAIntTrigger function to provide the feature to software trigger specific channel interrupts.

#### **Parameters**

interruptNumber	is the configurable interrupt to assign the given channel. Valid values are:
	■ DMA_INT1 the first configurable DMA interrupt handler
	■ DMA_INT2 the second configurable DMA interrupt handler
	■ DMA_INT3 the third configurable DMA interrupt handler
channel	is the channel to assign the interrupt

#### Returns

None.

References DMA\_enableInterrupt().

## 7.3.3.3 void DMA\_clearErrorStatus (void)

Clears the DMA error interrupt.

This function clears a pending DMA error interrupt. This function should be called from within the DMA error interrupt handler to clear the interrupt.

#### Returns

None.

## 7.3.3.4 void DMA clearInterruptFlag ( uint32 t intChannel )

Clears the DMA controller channel interrupt mask for interrupt zero.

#### **Parameters**

channel is the channel interrupt to clear.

This function is used to clear the interrupt status of the DMA controller. Note that only interrupts that weren't assigned to DMA interrupts one through three using the DMA\_assignInterrupt function will be affected by thisfunctions. For other DMA interrupts, only one channel can be associated and therefore clearing in unnecessary.

#### Returns

None

## 7.3.3.5 void DMA\_disableChannel ( uint32\_t channelNum )

Disables a DMA channel for operation.

#### **Parameters**

channelNum is the channel number to disable.

This function disables a specific DMA channel. Once disabled, a channel cannot respond to DMA transfer requests until re-enabled via DMA enableChannel().

#### Returns

None.

## 7.3.3.6 void DMA disableChannelAttribute ( uint32 t channelNum, uint32 t attr )

Disables attributes of a DMA channel.

channelNum	is the channel to configure.
attr	is a combination of attributes for the channel.

This function is used to disable attributes of a DMA channel.

The attr parameter is the logical OR of any of the following:

- UDMA\_ATTR\_USEBURST is used to restrict transfers to use only burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel.
- UDMA ATTR HIGH PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

#### Returns

None.

## 7.3.3.7 void DMA disableInterrupt ( uint32 t interruptNumber )

Disables the specified interrupt for the DMA controller.

#### **Parameters**

interruptNumber	identifies which DMA interrupt is to be disabled.	This interrupt should be one of the fol-
	lowing:	

- DMA\_INT0 the master DMA interrupt handler
- DMA\_INT1 the first configurable DMA interrupt handler
- DMA INT2 the second configurable DMA interrupt handler
- DMA INT3 the third configurable DMA interrupt handler
- DMA\_INTERR the third configurable DMA interrupt handler

  Note for interrupts that are associated with a specific DMA channel (DMA\_INT1 DMA\_INT3), this function will also enable that specific channel for interrupts.

#### Returns

None.

## 7.3.3.8 void DMA disableModule (void)

Disables the DMA controller for use.

This function disables the DMA controller. Once disabled, the DMA controller cannot operate until re-enabled with DMA enableModule().

#### Returns

None.

7.3.3.9 void DMA\_enableChannel ( uint32\_t channelNum )

Enables a DMA channel for operation.

channelNum	is the channel number to enable.

When a DMA transfer is completed, the channel is automatically disabled by the DMA controller. Therefore, this function should be called prior to starting up any new transfer.

#### Returns

None.

## 7.3.3.10 void DMA enableChannelAttribute ( uint32 t channelNum, uint32 t attr )

Enables attributes of a DMA channel.

#### **Parameters**

channelNum	is the channel to configure.
attr	is a combination of attributes for the channel.

This function is used to enable attributes of a DMA channel.

The attr parameter is the logical OR of any of the following:

- **UDMA\_ATTR\_USEBURST** is used to restrict transfers to use only burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel (it is very unlikely that this flag should be used).
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

### Returns

None.

## 7.3.3.11 void DMA enableInterrupt ( uint32 t interruptNumber )

Enables the specified interrupt for the DMA controller. Note for interrupts one through three, specific channels have to be mapped to the interrupt using the DMA\_assignInterrupt function.

#### **Parameters**

interruptNumber	identifies which DMA interrupt is to be enabled. This interrupt should be one of the follow-
	ing:

- DMA INTO the master DMA interrupt handler
- DMA\_INT1 the first configurable DMA interrupt handler
- DMA INT2 the second configurable DMA interrupt handler
- DMA INT3 the third configurable DMA interrupt handler
- DMA INTERR the third configurable DMA interrupt handler

## Returns

None.

Referenced by DMA\_assignInterrupt().

## 7.3.3.12 void DMA enableModule (void)

Enables the DMA controller for use.

This function enables the DMA controller. The DMA controller must be enabled before it can be configured and used.

#### Returns

None.

## 7.3.3.13 uint32 t DMA getChannelAttribute ( uint32 t channelNum )

Gets the enabled attributes of a DMA channel.

**Parameters** 

channelNum is the channel to configure.

This function returns a combination of flags representing the attributes of the DMA channel.

#### Returns

Returns the logical OR of the attributes of the DMA channel, which can be any of the following:

- UDMA ATTR USEBURST is used to restrict transfers to use only burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel.
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- **UDMA\_ATTR\_REQMASK** is used to mask the hardware request signal from the peripheral for this channel.

## 7.3.3.14 uint32 t DMA getChannelMode ( uint32 t channelStructIndex )

Gets the transfer mode for a DMA channel control structure.

**Parameters** 

channelStructIn-	is the logical OR of the DMA channel number with either UDMA_PRI_SELECT or
dex	UDMA_ALT_SELECT.

This function is used to get the transfer mode for the DMA channel and to query the status of a transfer on a channel. When the transfer is complete the mode is **UDMA\_MODE\_STOP**.

#### Returns

Returns the transfer mode of the specified channel and control structure, which is one of the following values: UDMA\_MODE\_STOP, UDMA\_MODE\_BASIC, UDMA\_MODE\_AUTO, UDMA\_MODE\_PINGPONG, UDMA\_MODE\_MEM\_SCATTER\_GATHER, or UDMA\_MODE\_PER\_SCATTER\_GATHER.

#### 7.3.3.15 uint32 t DMA getChannelSize ( uint32 t channelStructIndex )

Gets the current transfer size for a DMA channel control structure.

channelStructIn-	is the logical OR of the DMA channel number with either UDMA_PRI_SELECT or
dex	UDMA_ALT_SELECT.

This function is used to get the DMA transfer size for a channel. The transfer size is the number of items to transfer, where the size of an item might be 8, 16, or 32 bits. If a partial transfer has already occurred, then the number of remaining items is returned. If the transfer is complete, then 0 is returned.

#### Returns

Returns the number of items remaining to transfer.

## 7.3.3.16 void\* DMA getControlAlternateBase (void)

Gets the base address for the channel control table alternate structures.

This function gets the base address of the second half of the channel control table that holds the alternate control structures for each channel.

#### Returns

Returns a pointer to the base address of the second half of the channel control table.

### 7.3.3.17 void\* DMA getControlBase (void)

Gets the base address for the channel control table.

This function gets the base address of the channel control table. This table resides in system memory and holds control information for each DMA channel.

#### Returns

Returns a pointer to the base address of the channel control table.

## 7.3.3.18 uint32 t DMA getErrorStatus (void)

Gets the DMA error status.

This function returns the DMA error status. It should be called from within the DMA error interrupt handler to determine if a DMA error occurred.

#### Returns

Returns non-zero if a DMA error is pending.

## 7.3.3.19 uint32 t DMA getInterruptStatus (void)

Gets the DMA controller channel interrupt status for interrupt zero.

This function is used to get the interrupt status of the DMA controller. The returned value is a 32-bit bit mask that indicates which channels are requesting an interrupt. This function can be used from within an interrupt handler to determine or confirm which DMA channel has requested an interrupt.

Note that this will only apply to interrupt zero for the DMA controller as only one interrupt can be associated with interrupts one through three. If an interrupt is assigned to an interrupt other than interrupt zero, it will be masked by this function.

#### Returns

Returns a 32-bit mask which indicates requesting DMA channels. There is a bit for each channel and a 1 indicates that the channel is requesting an interrupt. Multiple bits can be set.

## 7.3.3.20 bool DMA isChannelEnabled ( uint32 t channelNum )

Checks if a DMA channel is enabled for operation.

#### **Parameters**

channelNum   is the channel number to ch
--

This function checks to see if a specific DMA channel is enabled. This function can be used to check the status of a transfer, as the channel is automatically disabled at the end of a transfer.

#### Returns

Returns **true** if the channel is enabled, **false** if disabled.

## 7.3.3.21 void DMA registerInterrupt ( uint32 t intChannel, void(\*)(void) intHandler )

Registers an interrupt handler for the DMA controller.

#### **Parameters**

interruptNumber	identifies which DMA interrupt is to be registered.
intHandler	is a pointer to the function to be called when the interrupt is called.

This function registers and enables the handler to be called when the DMA controller generates an interrupt. The *interrupt* parameter should be one of the following:

- DMA\_INT0 the master DMA interrupt handler
- DMA INT1 the first configurable DMA interrupt handler
- DMA\_INT2 the second configurable DMA interrupt handler
- DMA\_INT3 the third configurable DMA interrupt handler
- DMA INTERR the third configurable DMA interrupt handler

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

### 7.3.3.22 void DMA requestChannel ( uint32 t channelNum )

Requests a DMA channel to start a transfer.

channelNum	is the channel number on which to reque	st a DMA transfer.
------------	---	--------------------

This function allows software to request a DMA channel to begin a transfer. This function could be used for performing a memory-to-memory transfer, or if for some reason a transfer needs to be initiated by software instead of the peripheral associated with that channel.

#### Returns

None.

## 7.3.3.23 void DMA requestSoftwareTransfer ( uint32 t channel )

Initializes a software transfer of the corresponding DMA channel. This is done if the user wants to force a DMA on the specified channel without the hardware precondition. Specific channels can be configured using the DMA assignChannel function.

#### **Parameters**

channel	is the channel to trigger the interrupt

#### Returns

None

## 7.3.3.24 void DMA\_setChannelControl ( uint32\_t channelStructIndex, uint32\_t control )

Sets the control parameters for a DMA channel control structure.

#### **Parameters**

channelStructIn-	is the logical OR of the DMA channel number with UDMA_PRI_SELECT or
dex	UDMA_ALT_SELECT.
control	is logical OR of several control values to set the control parameters for the channel.

This function is used to set control parameters for a DMA transfer. These parameters are typically not changed often.

The *channelStructIndex* parameter should be the logical OR of the channel number with one of **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose whether the primary or alternate data structure is used.

The *control* parameter is the logical OR of five values: the data size, the source address increment, the destination address increment, the arbitration size, and the use burst flag. The choices available for each of these values is described below.

Choose the data size from one of **UDMA\_SIZE\_8**, **UDMA\_SIZE\_16**, or **UDMA\_SIZE\_32** to select a data size of 8, 16, or 32 bits.

Choose the source address increment from one of **UDMA\_SRC\_INC\_8**, **UDMA\_SRC\_INC\_16**, **UDMA\_SRC\_INC\_32**, or **UDMA\_SRC\_INC\_NONE** to select an address increment of 8-bit bytes, 16-bit half-words, 32-bit words, or to select non-incrementing.

Choose the destination address increment from one of **UDMA\_DST\_INC\_8**, **UDMA\_DST\_INC\_16**, **UDMA\_DST\_INC\_32**, or **UDMA\_SRC\_INC\_8** to select an address increment of 8-bit bytes, 16-bit half-words, 32-bit words, or to select non-incrementing.

The arbitration size determines how many items are transferred before the DMA controller re-arbitrates for the bus. Choose the arbitration size from one of **UDMA\_ARB\_1**, **UDMA\_ARB\_2**, **UDMA\_ARB\_4**, **UDMA\_ARB\_8**, through **UDMA\_ARB\_1024** to select the arbitration size from 1 to 1024 items, in powers of 2.

The value **UDMA\_NEXT\_USEBURST** is used to force the channel to only respond to burst requests at the tail end of a scatter-gather transfer.

#### Note

The address increment cannot be smaller than the data size.

#### Returns

None.

7.3.3.25 void DMA\_setChannelScatterGather ( uint32\_t channelNum, uint32\_t taskCount, void \* taskList, uint32\_t isPeriphSG )

Configures a DMA channel for scatter-gather mode.

#### **Parameters**

channelNum	is the DMA channel number.
taskCount	is the number of scatter-gather tasks to execute.
taskList	is a pointer to the beginning of the scatter-gather task list.
isPeriphSG	is a flag to indicate it is a peripheral scatter-gather transfer (else it is memory scatter-
	gather transfer)

This function is used to configure a channel for scatter-gather mode. The caller must have already set up a task list and must pass a pointer to the start of the task list as the *taskList* parameter. The *taskCount* parameter is the count of tasks in the task list, not the size of the task list. The flag *blsPeriphSG* should be used to indicate if scatter-gather should be configured for peripheral or memory operation.

#### See Also

DMA\_TaskStructEntry

#### Returns

None.

7.3.3.26 void DMA\_setChannelTransfer ( uint32\_t channelStructIndex, uint32\_t mode, void \* srcAddr, void \* dstAddr, uint32\_t transferSize )

Sets the transfer parameters for a DMA channel control structure.

#### **Parameters**

channelStructIn-	is the logical OR of the DMA channel number with either UDMA_PRI_SELECT or
dex	UDMA_ALT_SELECT.

mode	is the type of DMA transfer.
srcAddr	is the source address for the transfer.
dstAddr	is the destination address for the transfer.
transferSize	is the number of data items to transfer.

This function is used to configure the parameters for a DMA transfer. These parameters are typically changed often. The function DMA\_setChannelControl() MUST be called at least once for this channel prior to calling this function.

The *channelStructIndex* parameter should be the logical OR of the channel number with one of **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose whether the primary or alternate data structure is used.

The *mode* parameter should be one of the following values:

- **UDMA\_MODE\_STOP** stops the DMA transfer. The controller sets the mode to this value at the end of a transfer.
- UDMA\_MODE\_BASIC to perform a basic transfer based on request.
- **UDMA\_MODE\_AUTO** to perform a transfer that always completes once started even if the request is removed.
- UDMA\_MODE\_PINGPONG to set up a transfer that switches between the primary and alternate control structures for the channel. This mode allows use of ping-pong buffering for DMA transfers.
- UDMA\_MODE\_MEM\_SCATTER\_GATHER to set up a memory scatter-gather transfer.
- UDMA\_MODE\_PER\_SCATTER\_GATHER to set up a peripheral scatter-gather transfer.

The *srcAddr* and *dstAddr* parameters are pointers to the first location of the data to be transferred. These addresses should be aligned according to the item size. The compiler takes care of this alignment if the pointers are pointing to storage of the appropriate data type.

The *transferSize* parameter is the number of data items, not the number of bytes.

The two scatter-gather modes, memory and peripheral, are actually different depending on whether the primary or alternate control structure is selected. This function looks for the **UDMA\_PRI\_SELECT** and **UDMA\_ALT\_SELECT** flag along with the channel number and sets the scatter-gather mode as appropriate for the primary or alternate control structure.

The channel must also be enabled using DMA\_enableChannel() after calling this function. The transfer does not begin until the channel has been configured and enabled. Note that the channel is automatically disabled after the transfer is completed, meaning that DMA\_enableChannel() must be called again after setting up the next transfer.

#### **Note**

Great care must be taken to not modify a channel control structure that is in use or else the results are unpredictable, including the possibility of undesired data transfers to or from memory or peripherals. For BASIC and AUTO modes, it is safe to make changes when the channel is disabled, or the DMA\_getChannelMode() returns UDMA\_MODE\_STOP. For PINGPONG or one of the SCATTER\_GATHER modes, it is safe to modify the primary or alternate control structure only when the other is being used. The DMA\_getChannelMode() function returns UDMA\_MODE\_STOP when a channel control structure is inactive and safe to modify.

#### **Returns**

None.

## 7.3.3.27 void DMA\_setControlBase ( void \* controlTable )

Sets the base address for the channel control table.

*controlTable* is a pointer to the 1024-byte-aligned base address of the DMA channel control table.

This function configures the base address of the channel control table. This table resides in system memory and holds control information for each DMA channel. The table must be aligned on a 1024-byte boundary. The base address must be configured before any of the channel functions can be used.

The size of the channel control table depends on the number of DMA channels and the transfer modes that are used. Refer to the introductory text and the microcontroller datasheet for more information about the channel control table.

#### **Returns**

None.

## 7.3.3.28 void DMA unregisterInterrupt ( uint32 t intChannel )

Unregisters an interrupt handler for the DMA controller.

#### **Parameters**

interruptNumber | identifies which DMA interrupt to unregister.

This function disables and unregisters the handler to be called for the specified DMA interrupt. The *interrupt* parameter should be one of **the** parameters as documented for the function DMA\_registerInterrupt().

Note fore interrupts that are associated with a specific DMA channel (DMA\_INT1 - DMA\_INT3), this function will also disable that specific channel for interrupts.

#### See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

## 8 Flash Memory Controller (FlashCtl)

Module Operation	101
Flash Limitations	101
Verification Modes	<b>??</b>
Programming Example	102
Definitions	103

## 8.1 Module Operation

The MSP432 DriverLib Flash Controller peripheral is designed to simplify the process or writing, erasing, and configuring the flash memory on the MSP432 part. Many of the stringent verification requirements/preconditions are handled entirely inside the FlashCtl APIs.

## 8.2 Flash Controller Limitations

When utilizing the flash controller for MSP432, the user program has to take special consideration on a few critical limitations. The biggest obstacle that the user has to be mindful of is the stringent verification requirements imposed by the flash controller. Many operations (such as program and verify) will take multiple cycles to complete successfully and the usage is somewhat complicated for a normal user program. For this reason, it is strongly recommended that the user uses the DriverLib APIs for programming and erasing flash. Using the flash controller directly is strongly discouraged as the level of overhead and attention to verification requirements make for a very intricate user experience.

Furthermore, when using the FlashCtl APIs, the user must take special consideration of where the API is being executed. For the critical APIs (such as erase and program), the DriverLib APIs are required to be executed from either SRAM or ROM (using the ROM\_ prefix). Due to the verification requirements of the flash controller, running these APIs out of Flash is not currently supported.

## 8.3 Wait State Considerations

When changing read modes on the MSP432 microcontroller, some read modes (such as erase verify) require an additional number of wait states. The wait states of the flash controller can be configured using the FlashCtl\_setWaitState command. When using the DriverLib APIs, the wait states are automatically changed within the API.

## 8.4 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the FlashCtl module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to unprotect a sector and issue a mass erase with the FlashCtl module:

## 8.5 Definitions

## **Functions**

- void FlashCtl\_clearInterruptFlag (uint32\_t flags)
- void FlashCtl clearProgramVerification (uint32 t verificationSetting)
- void FlashCtl disableInterrupt (uint32 t flags)
- void FlashCtl disableReadBuffering (uint fast8 t memoryBank, uint fast8 t accessMethod)
- void FlashCtl disableWordProgramming (void)
- void FlashCtl\_enableInterrupt (uint32\_t flags)
- void FlashCtl\_enableReadBuffering (uint\_fast8\_t memoryBank, uint\_fast8\_t accessMethod)
- void FlashCtl\_enableWordProgramming (uint32\_t mode)
- bool FlashCtl\_eraseSector (uint32\_t addr)
- uint32\_t FlashCtl\_getEnabledInterruptStatus (void)
- uint32 t FlashCtl getInterruptStatus (void)
- void FlashCtl getMemoryInfo (uint32 t addr, uint32 t \*sectorNum, uint32 t \*bankNum)
- uint32 t FlashCtl getReadMode (uint32 t flashBank)
- uint32 t FlashCtl getWaitState (uint32 t bank)
- void FlashCtl\_initiateMassErase (void)
- void FlashCtl initiateSectorErase (uint32 t addr)
- bool FlashCtl isSectorProtected (uint\_fast8\_t memorySpace, uint32\_t sector)
- uint32 t FlashCtl isWordProgrammingEnabled (void)
- bool FlashCtl\_performMassErase (void)
- bool FlashCtl\_programMemory (void \*src, void \*dest, uint32\_t length)
- bool FlashCtl protectSector (uint\_fast8\_t memorySpace, uint32\_t sectorMask)
- void FlashCtl registerInterrupt (void(\*intHandler)(void))
- void FlashCtl setProgramVerification (uint32 t verificationSetting)
- bool FlashCtl setReadMode (uint32 t flashBank, uint32 t readMode)
- void FlashCtl\_setWaitState (uint32\_t bank, uint32\_t waitState)
- bool FlashCtl unprotectSector (uint fast8 t memorySpace, uint32 t sectorMask)
- void FlashCtl\_unregisterInterrupt (void)
- bool FlashCtl verifyMemory (void \*verifyAddr, uint32 t length, uint fast8 t pattern)

## 8.5.1 Detailed Description


The code for this module is contained in driverlib/flash.c, with driverlib/flash.h containing the API declarations for use by applications.

## 8.5.2 Function Documentation

## 8.5.2.1 void FlashCtl clearInterruptFlag ( uint32 t flags )

Clears flash system interrupt sources.

#### **Parameters**



The specified flash system interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep it from being called again immediately upon exit.

#### Note

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### **Returns**

None.

## 8.5.2.2 void FlashCtl\_clearProgramVerification ( uint32\_t verificationSetting )

Clears pre/post verification of burst and regular flash programming instructions. Note that this API is for advanced users that are programming their own flash drivers. The program/erase APIs are not affected by this setting and take care of the verification requirements.

#### **Parameters**

verificationSet-	Verification setting to clear. This value can be a bitwise OR of the following values:
ting	■ FLASH_BURSTPOST,
	■ FLASH_BURSTPRE,
	■ FLASH_REGPRE,
	■ FLASH_REGPOST
	■ FLASH_NOVER No verification enabled
	■ FLASH_FULLVER Full verification enabled

#### Returns

none

## 8.5.2.3 void FlashCtl\_disableInterrupt ( uint32\_t flags )

Disables individual flash system interrupt sources.

#### **Parameters**

flags	is a bit mask of the interrupt sources to be disabled. Must be a logical OR of:
liags	
	■ FLASH_PROGRAM_ERROR,
	■ FLASH_BENCHMARK_INT,
	■ FLASH_ERASE_COMPLETE,
	■ FLASH_BRSTPRGM_COMPLETE,
	■ FLASH_WRDPRGM_COMPLETE,
	■ FLASH_POSTVERIFY_FAILED,
	■ FLASH_PREVERIFY_FAILED,
	■ FLASH_BRSTRDCMP_COMPLETE

This function disables the indicated flash system interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Returns**

None.

8.5.2.4 void FlashCtl\_disableReadBuffering ( uint\_fast8\_t memoryBank, uint\_fast8\_t accessMethod )

Disables read buffering on accesses to a specified bank of flash memory

memoryBank	is the value of the memory bank to disable read buffering. Must be only one of the following values:  FLASH_BANK0, FLASH_BANK1
accessMethod	is the value of the access type to disable read buffering. Must ne only one of the following values:  FLASH_DATA_READ, FLASH_INSTRUCTION_FETCH

#### Returns

None.

## 8.5.2.5 void FlashCtl disableWordProgramming (void)

Disables word programming of flash memory.

Refer to FlashCtl\_enableWordProgramming and the user's guide for description on the difference between full word and immediate programming

#### Returns

None.

Referenced by FlashCtl\_programMemory().

## 8.5.2.6 void FlashCtl\_enableInterrupt ( uint32\_t flags )

Enables individual flash control interrupt sources.

#### **Parameters**

flags	is a bit mask of the interrupt sources to be enabled. Must be a logical OR of:
	■ FLASH_PROGRAM_ERROR,
	■ FLASH_BENCHMARK_INT,
	■ FLASH_ERASE_COMPLETE,
	■ FLASH_BRSTPRGM_COMPLETE,
	■ FLASH_WRDPRGM_COMPLETE,
	■ FLASH_POSTVERIFY_FAILED,
	■ FLASH_PREVERIFY_FAILED,
	■ FLASH_BRSTRDCMP_COMPLETE

This function enables the indicated flash system interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

## Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

## Returns

None.

# 8.5.2.7 void FlashCtl\_enableReadBuffering ( uint\_fast8\_t memoryBank, uint\_fast8\_t accessMethod )

Enables read buffering on accesses to a specified bank of flash memory

## **Parameters**

memoryBank	is the value of the memory bank to enable read buffering. Must be only one of the following values:  FLASH_BANK0, FLASH_BANK1
accessMethod	is the value of the access type to enable read buffering. Must be only one of the following values:  FLASH_DATA_READ, FLASH_INSTRUCTION_FETCH

## Returns

None.

## 8.5.2.8 void FlashCtl\_enableWordProgramming ( uint32\_t mode )

Enables word programming of flash memory.

This function will enable word programming of the flash memory and set the mode of behavior when the flash write occurs.

## **Parameters**

mode	The mode specifies the behavior of the flash controller when programming words to flash.
	In FLASH_IMMEDIATE_WRITE_MODE, the program operation happens immediately on
	the write to flash while in FLASH_COLLATED_WRITE_MODE the write will be delayed
	until a full 128-bits have been collated. Possible values include:
	■ FLASH_IMMEDIATE_WRITE_MODE
	■ FLASH COLLATED WRITE MODE

Refer to the user's guide for further documentation.

## **Returns**

none

Referenced by FlashCtl\_programMemory().

8.5.2.9 bool FlashCtl\_eraseSector ( uint32\_t addr )

Erases a sector of MAIN or INFO flash memory.

addr	The start of the sector to erase. Note that with flash, the minimum allowed size that can
	be erased is a flash sector (which is 4KB on the MSP432 family). If an address is provided
	to this function which is not on a 4KB boundary, the entire sector will still be erased.

## Note

This function is blocking and will not exit until operation has either completed or failed due to an error. Furthermore, given the complex verification requirements of the flash controller, master interrupts are disabled throughout execution of this function. The original interrupt context is saved at the start of execution and restored prior to exit of the API. Due to the hardware limitations of the flash controller, this function cannot erase a memory adress in the same flash bank that it is executing from. If using the ROM version of this API (by using the (ROM\_ or MAP\_ prefixes) this is a don't care, however if this API resides in flash then special care needs to be taken to ensure no code execution or reads happen in the flash bank being programmed while this API is being executed.

## Returns

true if sector erase is successful, false otherwise.

References FlashCtl\_verifyMemory(), Interrupt\_disableMaster(), Interrupt\_enableMaster(), and SysCtl\_getTLVInfo().

Referenced by FlashCtl\_performMassErase().

## 8.5.2.10 uint32 t FlashCtl getEnabledInterruptStatus (void)

Gets the current interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

## Returns

The current interrupt status, enumerated as a bit field of

- **FLASH PROGRAM ERROR**,
- FLASH BENCHMARK INT,
- FLASH ERASE COMPLETE,
- FLASH BRSTPRGM COMPLETE,
- FLASH\_WRDPRGM\_COMPLETE,
- FLASH\_POSTVERIFY\_FAILED,
- FLASH PREVERIFY FAILED,
- FLASH\_BRSTRDCMP\_COMPLETE

## Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

References FlashCtl getInterruptStatus().

## 8.5.2.11 uint32 t FlashCtl getInterruptStatus (void)

Gets the current interrupt status.

## Returns

The current interrupt status, enumerated as a bit field of:

- FLASH\_PROGRAM\_ERROR,
- FLASH BENCHMARK INT,
- FLASH\_ERASE\_COMPLETE,
- FLASH BRSTPRGM COMPLETE,
- FLASH WRDPRGM COMPLETE,
- FLASH POSTVERIFY FAILED,
- FLASH\_PREVERIFY\_FAILED,
- **FLASH BRSTRDCMP COMPLETE**

## Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

Referenced by FlashCtl\_getEnabledInterruptStatus().

## 8.5.2.12 void FlashCtl\_getMemoryInfo ( uint32\_t addr, uint32\_t \* sectorNum, uint32\_t \* bankNum )

Calculates the flash bank and sector number given an address. Stores the results into the two pointers given as parameters. The user must provide a valid memory address (an address in SRAM for example will give an invalid result).

## **Parameters**

addr	Address to calculate the bank/sector information for
sectorNum	The sector number will be stored in here after the function completes.
sectorNum	The bank number will be stored in here after the function completes.

## Note

For simplicity, this API only works with address in MAIN flash memory. For calculating the sector/bank number of an address in info memory, please refer to your device datasheet/

## Returns

None.

References SysCtl\_getFlashSize().

## 8.5.2.13 uint32 t FlashCtl getReadMode ( uint32 t flashBank )

Gets the flash read mode to be used by default flash read operations.

#### **Parameters**

flashBank	Flash bank to set read mode for. Valid values are:
	■ FLASH_BANK0
	■ FLASH_BANK1

## Returns

Returns the read mode to set. Valid values are:

- FLASH\_NORMAL\_READ\_MODE,
- FLASH MARGINO READ MODE,
- FLASH MARGIN1 READ MODE,
- FLASH PROGRAM VERIFY READ MODE,
- FLASH\_ERASE\_VERIFY\_READ\_MODE,
- FLASH\_LEAKAGE\_VERIFY\_READ\_MODE,
- FLASH MARGINOB READ MODE,
- FLASH\_MARGIN1B\_READ\_MODE

Referenced by FlashCtl\_verifyMemory().

## 8.5.2.14 uint32 t FlashCtl getWaitState ( uint32 t bank )

Returns the set number of flash wait states for the given flash bank.

## **Parameters**

flashBank	Flash bank to set wait state for. Valid values are:
	■ FLASH_BANK0
	■ FLASH_BANK1

## **Returns**

The wait state setting for the specified flash bank

Referenced by FlashCtl verifyMemory().

## 8.5.2.15 void FlashCtl initiateMassErase (void)

Initiates a mass erase and returns control back to the program. This is a non-blocking function, however it is the user's responsibility to perform the necessary verification requirements after the interrupt is set to signify completion.

## Returns

None

## 8.5.2.16 void FlashCtl initiateSectorErase ( uint32 t addr )

Initiates a sector erase of MAIN or INFO flash memory. Note that this function simply initiates the sector erase, but does no verification which is required by the flash controller. The user must manually set and enable interrupts on the flash controller to fire on erase completion and then use the FlashCtl verifyMemory function to verify that the sector was actually erased

addr	The start of the sector to erase. Note that with flash, the minimum allowed size that can be erased is a flash sector (which is 4KB on the MSP432 family). If an address is provided
	to this function which is not on a 4KB boundary, the entire sector will still be erased.

## Returns

None

8.5.2.17 bool FlashCtl\_isSectorProtected ( uint\_fast8\_t memorySpace, uint32\_t sector )

Returns the sector protection for given sector mask and memory space

memorySpace	is the value of the memory bank to check for program protection. Must be only one of the following values:
	■ FLASH_MAIN_MEMORY_SPACE_BANK0,
	■ FLASH_MAIN_MEMORY_SPACE_BANK1,
	■ FLASH_INFO_MEMORY_SPACE_BANK0,
	■ FLASH_INFO_MEMORY_SPACE_BANK1
sector	is the sector to check for program protection. Must be one of the following values:
	■ FLASH_SECTOR0,
	■ FLASH_SECTOR1,
	■ FLASH_SECTOR2,
	■ FLASH_SECTOR3,
	■ FLASH_SECTOR4,
	■ FLASH_SECTOR5,
	■ FLASH_SECTOR6,
	■ FLASH_SECTOR7,
	■ FLASH_SECTOR8,
	■ FLASH_SECTOR9,
	■ FLASH_SECTOR10,
	■ FLASH_SECTOR11,
	■ FLASH_SECTOR12,
	■ FLASH_SECTOR13,
	■ FLASH_SECTOR14,
	■ FLASH_SECTOR15,
	■ FLASH_SECTOR16,
	■ FLASH_SECTOR17,
	■ FLASH_SECTOR18,
	■ FLASH_SECTOR19,
	■ FLASH_SECTOR20,
	■ FLASH_SECTOR21,
	■ FLASH_SECTOR22,
	■ FLASH_SECTOR23,
	■ FLASH_SECTOR24,
	■ FLASH_SECTOR25,
	■ FLASH_SECTOR26,
	■ FLASH_SECTOR27,
	■ FLASH_SECTOR28,
	■ FLASH_SECTOR29,
	■ FLASH_SECTOR30,
	■ FLASH_SECTOR31

Note that flash sector sizes are 4KB and the number of sectors may vary depending on the specific device. Also, for INFO memory space, only sectors FLASH\_SECTOR0 and FLASH\_SECTOR1 will exist.

#### Note

Not all devices will contain a dedicated INFO memory. Please check the device datasheet to see if your device has INFO memory available for use. For devices without INFO memory, any operation related to the INFO memory will be ignored by the hardware.

#### Returns

true if sector protection enabled false otherwise.

Referenced by FlashCtl\_protectSector(), and FlashCtl\_unprotectSector().

## 8.5.2.18 uint32 t FlashCtl isWordProgrammingEnabled (void)

Returns if word programming mode is enabled (and if it is, the specific mode)

Refer to FlashCtl\_enableWordProgramming and the user's guide for description on the difference between full word and immediate programming

## Returns

a zero value if word programming is disabled,

- FLASH\_IMMEDIATE\_WRITE\_MODE
- FLASH\_COLLATED\_WRITE\_MODE

## 8.5.2.19 bool FlashCtl performMassErase (void)

Performs a mass erase on all unprotected flash sectors. Protected sectors are ignored.

## **Note**

This function is blocking and will not exit until operation has either completed or failed due to an error. Furthermore, given the complex verification requirements of the flash controller, master interrupts are disabled throughout execution of this function. The original interrupt context is saved at the start of execution and restored prior to exit of the API. Due to the hardware limitations of the flash controller, this function cannot erase a memory adress in the same flash bank that it is executing from. If using the ROM version of this API (by using the (ROM\_ or MAP\_ prefixes) this is a don't care, however if this API resides in flash then special care needs to be taken to ensure no code execution or reads happen in the flash bank being programmed while this API is being executed.

## Returns

true if mass erase completes successfully, false otherwise

References FlashCtl\_eraseSector(), FlashCtl\_verifyMemory(), Interrupt\_disableMaster(), Interrupt\_enableMaster(), and SysCtl\_getFlashSize().

## 8.5.2.20 bool FlashCtl programMemory (void \* src, void \* dest, uint32 t length)

Program a portion of flash memory with the provided data

	Pointer to the data source to program into flash
dest	Pointer to the destination in flash to program
length	Length in bytes to program

#### Note

There are no sector/boundary restrictions for this function, however it is encouraged to proved a start address aligned on 32-bit boundaries. Providing an unaligned address will result in unaligned data accesses and detriment efficiency.

This function is blocking and will not exit until operation has either completed or failed due to an error. Furthermore, given the complex verification requirements of the flash controller, master interrupts are disabled throughout execution of this function. The original interrupt context is saved at the start of execution and restored prior to exit of the API.

Due to the hardware limitations of the flash controller, this function cannot program a

Due to the hardware limitations of the flash controller, this function cannot program a memory adress in the same flash bank that it is executing from. If using the ROM version of this API (by using the (ROM\_ or MAP\_ prefixes) this is a don't care, however if this API resides in flash then special care needs to be taken to ensure no code execution or reads happen in the flash bank being programmed while this API is being executed.

## Returns

Whether or not the program succeeded

References FlashCtl\_disableWordProgramming(), FlashCtl\_enableWordProgramming(), Interrupt disableMaster(), Interrupt enableMaster(), and SysCtl\_getTLVInfo().

## 8.5.2.21 bool FlashCtl protectSector ( uint fast8 t memorySpace, uint32 t sectorMask )

Enables program protection on the given sector mask. This setting can be applied on a sector-wise bases on a given memory space (INFO or MAIN).

## **Parameters**

memorySpace	is the value of the memory bank to enable program protection. Must be only one of the following values:
	■ FLASH_MAIN_MEMORY_SPACE_BANK0,
	■ FLASH_MAIN_MEMORY_SPACE_BANK1,
	■ FLASH_INFO_MEMORY_SPACE_BANK0,
	■ FLASH_INFO_MEMORY_SPACE_BANK1

## sectorMask

is a bit mask of the sectors to enable program protection. Must be a bitfield of the following values:

- FLASH\_SECTOR0,
- FLASH\_SECTOR1,
- FLASH SECTOR2,
- FLASH SECTOR3,
- FLASH\_SECTOR4,
- FLASH\_SECTOR5,
- FLASH\_SECTOR6,
- FLASH\_SECTOR7,
- FLASH\_SECTOR8,
- FLASH\_SECTOR9,
- FLASH\_SECTOR10,
- FLASH\_SECTOR11,
- FLASH\_SECTOR12,
- FLASH\_SECTOR13,
- FLASH\_SECTOR14,
- FLASH\_SECTOR15,
- FLASH\_SECTOR16,
- FLASH\_SECTOR17,
- FLASH\_SECTOR18,
- FLASH\_SECTOR19,
- FLASH\_SECTOR20,
- FLASH\_SECTOR21,
   FLASH\_SECTOR22,
- FLASH\_SECTOR23,
- FLASH\_SECTOR24,
- FLASH\_SECTOR25,
- FLASH\_SECTOR26,
- FLASH\_SECTOR27,
- FLASH\_SECTOR28,
- FLASH\_SECTOR29,
- FLASH SECTOR30,
- FLASH\_SECTOR31

## Note

Flash sector sizes are 4KB and the number of sectors may vary depending on the specific device. Also, for INFO memory space, only sectors **FLASH\_SECTOR0** and **FLASH SECTOR1** will exist.

Not all devices will contain a dedicated INFO memory. Please check the device datasheet to see if your device has INFO memory available for use. For devices without INFO memory, any operation related to the INFO memory will be ignored by the hardware.

## Returns

true if sector protection enabled false otherwise.

References FlashCtl\_isSectorProtected().

## 8.5.2.22 void FlashCtl registerInterrupt ( void(\*)(void) intHandler )

Registers an interrupt handler for flash clock system interrupt.

## **Parameters**

intHandler | is a pointer to the function to be called when the clock system interrupt occurs.

This function registers the handler to be called when a clock system interrupt occurs. This function enables the global interrupt in the interrupt controller; specific flash controller interrupts must be enabled via FlashCtl\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via FlashCtl\_clearInterruptFlag().

## See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

## Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

## 8.5.2.23 void FlashCtl setProgramVerification ( uint32 t verificationSetting )

Setups pre/post verification of burst and regular flash programming instructions. Note that this API is for advanced users that are programming their own flash drivers. The program/erase APIs are not affected by this setting and take care of the verification requirements.

## **Parameters**

# verificationSetting FLASH\_BURSTPOST, FLASH\_BURSTPRE, FLASH\_REGPRE, FLASH\_REGPOST FLASH\_NOVER No verification enabled FLASH\_FULLVER Full verification enabled

## **Returns**

none

## 8.5.2.24 bool FlashCtl\_setReadMode ( uint32\_t flashBank, uint32\_t readMode )

Sets the flash read mode to be used by default flash read operations. Note that the proper wait states must be set prior to entering this function.

## **Parameters**

flashBank	Flash bank to set read mode for. Valid values are:
	■ FLASH_BANK0
	■ FLASH_BANK1
readMode	The read mode to set. Valid values are:
	■ FLASH_NORMAL_READ_MODE,
	■ FLASH_MARGIN0_READ_MODE,
	■ FLASH_MARGIN1_READ_MODE,
	■ FLASH_PROGRAM_VERIFY_READ_MODE,
	■ FLASH_ERASE_VERIFY_READ_MODE,
	■ FLASH_LEAKAGE_VERIFY_READ_MODE,
	■ FLASH_MARGIN0B_READ_MODE,
	■ FLASH_MARGIN1B_READ_MODE

## **Returns**

None.

Referenced by FlashCtl\_verifyMemory().

## 8.5.2.25 void FlashCtl setWaitState ( uint32 t bank, uint32 t waitState )

Changes the number of wait states that are used by the flash controller for read operations. When changing frequency ranges of the clock, this functions must be used in order to allow for readable flash memory.

## **Parameters**

waitState	The number of wait states to set. Note that only bits 0-3 are used.
flashBank	Flash bank to set wait state for. Valid values are:
	■ FLASH_BANK0
	■ FLASH_BANK1

Referenced by FlashCtl\_verifyMemory().

8.5.2.26 bool FlashCtl\_unprotectSector ( uint\_fast8\_t memorySpace, uint32\_t sectorMask )

Disables program protection on the given sector mask. This setting can be applied on a sector-wise bases on a given memory space (INFO or MAIN).

Parameters	
memorySpace	is the value of the memory bank to disable program protection. Must be only one of the following values:
	■ FLASH_MAIN_MEMORY_SPACE_BANK0,
	■ FLASH_MAIN_MEMORY_SPACE_BANK1,
	■ FLASH_INFO_MEMORY_SPACE_BANK0,
	■ FLASH_INFO_MEMORY_SPACE_BANK1
sectorMask	is a bit mask of the sectors to disable program protection. Must be a bitfield of the following values:
	■ FLASH_SECTOR0,
	■ FLASH_SECTOR1,
	■ FLASH_SECTOR2,
	■ FLASH_SECTOR3,
	■ FLASH_SECTOR4,
	■ FLASH_SECTOR5,
	■ FLASH_SECTOR6,
	■ FLASH_SECTOR7,
	■ FLASH_SECTOR8,
	■ FLASH_SECTOR9,
	■ FLASH_SECTOR10,
	■ FLASH_SECTOR11,
	■ FLASH_SECTOR12,
	■ FLASH_SECTOR13,
	■ FLASH_SECTOR14,
	■ FLASH_SECTOR15,
	■ FLASH_SECTOR16,
	■ FLASH_SECTOR17,
	■ FLASH_SECTOR18,
	■ FLASH_SECTOR19,
	■ FLASH_SECTOR20,
	■ FLASH_SECTOR21,
	■ FLASH_SECTOR22,
	■ FLASH_SECTOR23,
	■ FLASH_SECTOR24,
	■ FLASH_SECTOR25,
	■ FLASH_SECTOR26,
	■ FLASH_SECTOR27,
	■ FLASH_SECTOR28,
	■ FLASH_SECTOR29,
	■ FLASH_SECTOR30,
	■ FLASH_SECTOR31
2016 3:07:52 PM	121

## Note

Flash sector sizes are 4KB and the number of sectors may vary depending on the specific device. Also, for INFO memory space, only sectors **FLASH\_SECTOR0** and **FLASH SECTOR1** will exist.

Not all devices will contain a dedicated INFO memory. Please check the device datasheet to see if your device has INFO memory available for use. For devices without INFO memory, any operation related to the INFO memory will be ignored by the hardware.

## Returns

true if sector protection disabled false otherwise.

References FlashCtl isSectorProtected().

## 8.5.2.27 void FlashCtl unregisterInterrupt (void)

Unregisters the interrupt handler for the flash system.

This function unregisters the handler to be called when a clock system interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

## See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

## Returns

None.

References Interrupt disableInterrupt(), and Interrupt unregisterInterrupt().

# 8.5.2.28 bool FlashCtl\_verifyMemory ( void \* *verifyAddr*, uint32\_t *length*, uint\_fast8\_t *pattern* )

Verifies a given segment of memory based off either a high (1) or low (0) state.

## **Parameters**

verifyAddr	Start address where verification will begin
length	Length in bytes to verify based off the pattern
pattern	The pattern which verification will check versus. This can either be a low pattern (each register will be checked versus a pattern of 32 zeros, or a high pattern (each register will be checked versus a pattern of 32 ones). Valid values are: FLASH_0_PATTERN, FLASH_1_PATTERN

## Note

There are no sector/boundary restrictions for this function, however it is encouraged to proved a start address aligned on 32-bit boundaries. Providing an unaligned address will result in unaligned data accesses and detriment efficiency.

This function is blocking and will not exit until operation has either completed or failed due to an error. Furthermore, given the complex verification requirements of the flash controller, master interrupts are disabled throughout execution of this function. The original interrupt context is saved at the start of execution and restored prior to exit of the API.

Due to the hardware limitations of the flash controller, this function cannot verify a memory adress in the same flash bank that it is executing from. If using the ROM version of this API (by using the (ROM\_ or MAP\_ prefixes) this is a don't care, however if this API resides in flash then special care needs to be taken to ensure no code execution or reads happen in the flash bank being programmed while this API is being executed.

## **Returns**

true if memory verification is successful, false otherwise.

References FlashCtl\_getReadMode(), FlashCtl\_getWaitState(), FlashCtl\_setReadMode(), FlashCtl\_setWaitState(), Interrupt\_disableMaster(), Interrupt\_enableMaster(), and SysCtl\_getFlashSize().

Referenced by FlashCtl\_eraseSector(), and FlashCtl\_performMassErase().

## 9 Floating Point Unit (FPU)

Module Operation	122
Programming Example	123
Definitions	124

## 9.1 Module Operation

The floating-point unit (FPU) driver provides methods for manipulating the behavior of the floating-point unit in the Cortex-M processor. By default, the floating-point is disabled and must be enabled prior to the execution of any floating-point instructions. If a floating-point instruction is executed when the floating-point unit is disabled, a NOCP usage fault is generated. This feature can be used by an RTOS, for example, to keep track of which tasks actually use the floating-point unit, and therefore only perform floating-point context save/restore on task switches that involve those tasks.

There are three methods of handling the floating-point context when the processor executes an interrupt handler: it can do nothing with the floating-point context, it can always save the floating-point context, or it can perform a lazy save/restore of the floating-point context. If nothing is done with the floating-point context, the interrupt stack frame is identical to a Cortex-M processor that does not have a floating-point unit, containing only the volatile registers of the integer unit. This method is useful for applications where the floating-point unit is used by the main thread of execution, but not in any of the interrupt handlers. By not saving the floating-point context, stack usage is reduced and interrupt latency is kept to a minimum.

Alternatively, the floating-point context can always be saved onto the stack. This method allows floating-point operations to be performed inside interrupt handlers without any special precautions, at the expense of increased stack usage (for the floating-point context) and increased interrupt latency (due to the additional writes to the stack). The advantage to this method is that the stack frame always contains the floating-point context when inside an interrupt handler.

The default handling of the floating-point context is to perform a lazy save/restore. When an interrupt is taken, space is reserved on the stack for the floating-point context but the context is not written. This method keeps the interrupt latency to a minimum because only the integer state is written to the stack. Then, if a floating-point instruction is executed from within the interrupt handler, the floating-point context is written to the stack prior to the execution of the floating-point instruction. Finally, upon return from the interrupt, the floating-point context is restored from the stack only if it was written. Using lazy save/restore provides a blend between fast interrupt response and the ability to use floating-point instructions in the interrupt handler.

The floating-point unit can generate an interrupt when one of several exceptions occur. The exceptions are underflow, overflow, divide by zero, invalid operation, input denormal, and inexact exception. The application can optionally choose to enable one or more of these interrupts and use the interrupt handler to decide upon a course of action to be taken in each case.

The behavior of the floating-point unit can also be adjusted, specifying the format of half-precision floating-point values, the handle of NaN values, the flush-to-zero mode (which sacrifices full IEEE compliance for execution speed), and the rounding mode for results.

## 9.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the FPU module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief example of floating point operation. While the compiler will usually enable the floating point unit by default, when executing floating point operations it is important to make sure that the coprocessor is enabled (otherwise a system fault will occur).

```
/* Enabling FPU for DCO Frequency calculation */
MAP_FPU_enableModule();
/* Setting the DCO Frequency to a non-standard 8.33MHz */
MAP_CS_setDCOFrequency(8330000);
```

#### 9.3 **Definitions**

## **Functions**

- void FPU\_disableModule (void)
- void FPU\_disableStacking (void)
- void FPU\_enableLazyStacking (void)
- void FPU\_enableModule (void)void FPU\_enableStacking (void)
- void FPU\_setFlushToZeroMode (uint32\_t mode)
- void FPU\_setHalfPrecisionMode (uint32\_t mode)
- void FPU\_setNaNMode (uint32\_t mode)
- void FPU\_setRoundingMode (uint32\_t mode)

#### 9.3.1 **Detailed Description**

The code for this module is contained in driverlib/fpu.c, with driverlib/fpu.h containing the API declarations for use by applications.

## 9.3.2 Function Documentation

## 9.3.2.1 void FPU disableModule (void)

Disables the floating-point unit.

This function disables the floating-point unit, preventing floating-point instructions from executing (generating a NOCP usage fault instead).

## Returns

None.

## 9.3.2.2 void FPU disableStacking (void)

Disables the stacking of floating-point registers.

This function disables the stacking of floating-point registers s0-s15 when an interrupt is handled. When floating-point context stacking is disabled, floating-point operations performed in an interrupt handler destroy the floating-point context of the main thread of execution.

## Returns

None.

## 9.3.2.3 void FPU\_enableLazyStacking (void)

Enables the lazy stacking of floating-point registers.

This function enables the lazy stacking of floating-point registers s0-s15 when an interrupt is handled. When lazy stacking is enabled, space is reserved on the stack for the floating-point context, but the floating-point state is not saved. If a floating-point instruction is executed from within the interrupt context, the floating-point context is first saved into the space reserved on the stack. On completion of the interrupt handler, the floating-point context is only restored if it was saved (as the result of executing a floating-point instruction).

This method provides a compromise between fast interrupt response (because the floating-point state is not saved on interrupt entry) and the ability to use floating-point in interrupt handlers (because the floating-point state is saved if floating-point instructions are used).

## Returns

None.

## 9.3.2.4 void FPU\_enableModule (void)

Enables the floating-point unit.

This function enables the floating-point unit, allowing the floating-point instructions to be executed. This function must be called prior to performing any hardware floating-point operations; failure to do so results in a NOCP usage fault.

## **Returns**

None.

## 9.3.2.5 void FPU\_enableStacking (void)

Enables the stacking of floating-point registers.

This function enables the stacking of floating-point registers s0-s15 when an interrupt is handled. When enabled, space is reserved on the stack for the floating-point context and the floating-point state is saved into this stack space. Upon return from the interrupt, the floating-point context is restored.

If the floating-point registers are not stacked, floating-point instructions cannot be safely executed in an interrupt handler because the values of s0-s15 are not likely to be preserved for the interrupted code. On the other hand, stacking the floating-point registers increases the stacking operation from 8 words to 26 words, also increasing the interrupt response latency.

## Returns

None.

## 9.3.2.6 void FPU setFlushToZeroMode ( uint32 t mode )

Selects the flush-to-zero mode.

**Parameters** 

mode	is	the	flush-to-zero	mode;	which	is	either	FPU_FLUSH_TO_ZERO_DIS	or
	FP	$U_FL$	.USH_TO_ZER	O_EN.					

This function enables or disables the flush-to-zero mode of the floating-point unit. When disabled (the default), the floating-point unit is fully IEEE compliant. When enabled, values close to zero are treated as zero, greatly improving the execution speed at the expense of some accuracy (as well as IEEE compliance).

## Note

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

## **Returns**

None.

## 9.3.2.7 void FPU setHalfPrecisionMode ( uint32 t mode )

Selects the format of half-precision floating-point values.

**Parameters** 

mode is the format for half-precision floating-point value, which is either FPU\_HALF\_IEEE or FPU\_HALF\_ALTERNATE.

This function selects between the IEEE half-precision floating-point representation and the Cortex-M processor alternative representation. The alternative representation has a larger range but does not have a way to encode infinity (positive or negative) or NaN (quiet or signalling). The default setting is the IEEE format.

## Note

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

#### **Returns**

None.

## 9.3.2.8 void FPU setNaNMode ( uint32 t mode )

Selects the NaN mode.

## **Parameters**

mode	is	the	mode	for	NaN	results;	which	is	either	FPU_NAN_PROPAGATE	or
	FP	U_N	AN_DEF	AUL	Т.						

This function selects the handling of NaN results during floating-point computations. NaNs can either propagate (the default), or they can return the default NaN.

## Note

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

## Returns

None.

## 9.3.2.9 void FPU setRoundingMode ( uint32 t mode )

Selects the rounding mode for floating-point results.

## **Parameters**

<i>mode</i> ∣ is	the rounding	mode.
------------------	--------------	-------

This function selects the rounding mode for floating-point results. After a floating-point operation, the result is rounded toward the specified value. The default mode is **FPU ROUND NEAREST**.

The following rounding modes are available (as specified by *mode*):

- FPU ROUND NEAREST round toward the nearest value
- FPU\_ROUND\_POS\_INF round toward positive infinity
- FPU\_ROUND\_NEG\_INF round toward negative infinity
- FPU\_ROUND\_ZERO round toward zero

## Note

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

## Returns

None.

## 10 General Purpose Input/Output (GPIO)

Module Operation	129
Key Features	129
Programming Example	130
Definitions	131

## 10.1 Module Operation

The Digital I/O (GPIO) API provides a set of functions for using the MSPWare L GPIO modules. Functions are provided to setup and enable use of input/output pins, setting them up with or without interrupts and those that access the pin value.

## 10.2 Key Features

## The digital I/O features include:

- Independently programmable individual I/Os
- Any combination of input or output
- Individually configurable P1 and P2 interrupts. Some devices may include additional port interrupts.
- Independent input and output data registers
- Individually configurable pullup or pulldown resistors

Devices within the family may have up to twelve digital I/O ports implemented (P1 to P11 and PJ). Most ports contain eight I/O lines; however, some ports may contain less (see the device-specific data sheet for ports available). Each I/O line is individually configurable for input or output direction, and each can be individually read or written. Each I/O line is individually configurable for pullup or pulldown resistors. PJ contains only four I/O lines.

Individual ports can be accessed as byte-wide ports or can be combined into word-wide ports and accessed via word formats. Port pairs P1/P2, P3/P4, P5/P6, P7/P8, etc., are associated with the names PA, PB, PC, PD, etc., respectively. All port registers are handled in this manner with this naming convention.

When writing to port PA with word operations, all 16 bits are written to the port. When writing to the lower byte of the PA port using byte operations, the upper byte remains unchanged. Similarly, writing to the upper byte of the PA port using byte instructions leaves the lower byte unchanged. When writing to a port that contains less than the maximum number of bits possible, the unused bits are a "don't care". Ports PB, PC, PD, PE, and PF behave similarly.

Reading of the PA port using word operations causes all 16 bits to be transferred to the destination. Reading the lower or upper byte of the PA port (P1 or P2) and storing to memory using byte operations causes only the lower or upper byte to be transferred to the destination, respectively. Reading of the PA port and storing to a general-purpose register using byte operations causes the byte transferred to be written to the least significant byte of the register. The upper significant byte of the destination register is cleared automatically. Ports PB, PC, PD, PE,

and PF behave similarly. When reading from ports that contain less than the maximum bits possible, unused bits are read as zeros (similarly for port PJ).

The GPIO pin may be configured as an I/O pin with GPIO\_setAsOutputPin, GPIO\_setAsInputPin, GPIO\_setAsInputPinWithPullDownResistor or GPIO\_setAsInputPinWithPullUpResistor . The GPIO pin may instead be configured to operate in the Peripheral Module assigned function by configuring the GPIO using GPIO\_setAsPeripheralModuleFunctionOutputPin or GPIO setAsPeripheralModuleFunctionInputPin.

## 10.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the GPIO module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a simple example of how to set up a GPIO in output mode and toggle an LED using a simple delay:

```
int main(void)
{
    volatile uint32_t ii;

    /* Halting the Watchdog */
    MAP_WDT_A_holdTimer();

    /* Configuring P1.0 as output */
    MAP_GPIO_setAsOutputPin(GPIO_PORT_P1, GPIO_PINO);

    while (1)
    {
        /* Delay Loop */
        for(ii=0;ii<5000;ii++)
        {
        }

        MAP_GPIO_toggleOutputOnPin(GPIO_PORT_P1, GPIO_PINO);
    }
}</pre>
```

## 10.4 Definitions

## **Functions**

- void GPIO\_clearInterruptFlag (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO disableInterrupt (uint fast8 t selectedPort, uint fast16 t selectedPins)
- void GPIO enableInterrupt (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- uint\_fast16\_t GPIO\_getEnabledInterruptStatus (uint\_fast8\_t selectedPort)
- uint8\_t GPIO\_getInputPinValue (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- uint\_fast16\_t GPIO\_getInterruptStatus (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO\_interruptEdgeSelect (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins, uint\_fast8\_t edgeSelect)
- void GPIO\_registerInterrupt (uint\_fast8\_t selectedPort, void(\*intHandler)(void))
- void GPIO\_setAsInputPin (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO\_setAsInputPinWithPullDownResistor (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO\_setAsInputPinWithPullUpResistor (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO\_setAsOutputPin (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO\_setAsPeripheralModuleFunctionInputPin (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins, uint\_fast8\_t mode)
- void GPIO\_setAsPeripheralModuleFunctionOutputPin (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins, uint\_fast8\_t mode)
- void GPIO\_setDriveStrengthHigh (uint\_fast8\_t selectedPort, uint\_fast8\_t selectedPins)
- void GPIO\_setDriveStrengthLow (uint\_fast8\_t selectedPort, uint\_fast8\_t selectedPins)
- void GPIO setOutputHighOnPin (uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins)
- void GPIO setOutputLowOnPin (uint fast8 t selectedPort, uint fast16 t selectedPins)
- void GPIO toggleOutputOnPin (uint fast8 t selectedPort, uint fast16 t selectedPins)
- void GPIO unregisterInterrupt (uint\_fast8\_t selectedPort)

## 10.4.1 Detailed Description

The code for this module is contained in <code>driverlib/gpio.c</code> and <code>driverlib/legacy/MSP432xx/legacy\_gpio.c</code>, with <code>driverlib/gpio.h</code> and <code>driverlib/legacy/MSP432xx/legacy\_gpio.h</code> containing the API declarations for use by applications.

## 10.4.2 Function Documentation

# 10.4.2.1 void GPIO\_clearInterruptFlag ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function clears the interrupt flag on the selected pin.

This function clears the interrupt flag on the selected pin. Note that only Port 1, 2, A have this capability.

## **Parameters**

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_PA
selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15
	_

Modified bits of PxIFG register.

## **Returns**

None

# 10.4.2.2 void GPIO\_disableInterrupt ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function disables the port interrupt on the selected pin.

This function disables the port interrupt on the selected pin. Note that only Port 1, 2, A have this capability.

is the selected port. Valid values are:
■ GPIO_PORT_P1
■ GPIO_PORT_P2
■ GPIO_PORT_PA
= drio_r ditt_rA
is the specified pin in the selected port. Mask value is the logical OR of any of the following:
■ GPIO_PIN0
■ GPIO_PIN1
■ GPIO_PIN2
■ GPIO_PIN3
■ GPIO_PIN4
■ GPIO_PIN5
■ GPIO_PIN6
■ GPIO_PIN7
■ GPIO_PIN8
■ GPIO_PIN9
■ GPIO_PIN10
■ GPIO_PIN11
■ GPIO_PIN12
■ GPIO PIN13
■ GPIO_PIN14
■ GPIO_PIN15
= di 10_1 livio

Modified bits of PxIE register.

## **Returns**

None

# 10.4.2.3 void GPIO\_enableInterrupt ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function enables the port interrupt on the selected pin.

This function enables the port interrupt on the selected pin. Note that only Port 1, 2, A have this capability.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_PA
selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of PxIE register.

## **Returns**

None

## 10.4.2.4 uint\_fast16\_t GPIO\_getEnabledInterruptStatus ( uint\_fast8\_t selectedPort )

This function gets the interrupt status of the provided PIN and masks it with the interrupts that are actually enabled. This is useful for inside ISRs where the status of only the enabled interrupts needs to be checked.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ

## Returns

Logical OR of any of the following:

- GPIO PIN0
- GPIO\_PIN1
- GPIO\_PIN2
- GPIO\_PIN3
- GPIO\_PIN4
- GPIO PIN5
- GPIO PIN6
- GPIO\_PIN7
- GPIO\_PIN8
- GPIO\_PIN9
- GPIO\_PIN10
- GPIO\_PIN11
- GPIO\_PIN12
- GPIO\_PIN13
- GPIO\_PIN14
- GPIO\_PIN15,
- PIN ALL8,
- PIN ALL16

indicating the interrupt status of the selected pins [Default: 0]

References GPIO\_getInterruptStatus().

# 10.4.2.5 uint8\_t GPIO\_getInputPinValue ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function gets the input value on the selected pin.

This function gets the input value on the selected pin.

selectedPort	is the selected port. Valid values are:
Sciedical of	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ
selectedPins	is the specified pin in the selected port. Valid values are:
	■ GPIO PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

## **Returns**

One of the following:

- GPIO\_INPUT\_PIN\_HIGH
- GPIO\_INPUT\_PIN\_LOW indicating the status of the pin

# 10.4.2.6 uint\_fast16\_t GPIO\_getInterruptStatus ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function gets the interrupt status of the selected pin.

This function gets the interrupt status of the selected pin. Note that only Port 1, 2, A have this capability.

## **Parameters**

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_PA
selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	_
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

## **Returns**

Logical OR of any of the following:

- GPIO PIN0
- GPIO\_PIN1
- GPIO\_PIN2

- GPIO PIN3
- GPIO PIN4
- GPIO\_PIN5
- GPIO PIN6
- GPIO PIN7
- GPIO PIN8
- GPIO\_PIN9
- GPIO PIN10
- GPIO\_PIN11
- GPIO\_PIN12
- GPIO\_PIN13
- GPIO\_PIN14
- GPIO PIN15

indicating the interrupt status of the selected pins [Default: 0]

Referenced by GPIO\_getEnabledInterruptStatus().

10.4.2.7 void GPIO\_interruptEdgeSelect ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins, uint fast8 t edgeSelect )

This function selects on what edge the port interrupt flag should be set for a transition.

This function selects on what edge the port interrupt flag should be set for a transition. Values for edgeSelect should be GPIO\_LOW\_TO\_HIGH\_TRANSITION or GPIO\_HIGH\_TO\_LOW\_TRANSITION.

## **Parameters**

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO PORT PJ

selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15
edgeSelect	specifies what transition sets the interrupt flag Valid values are:
	■ GPIO_HIGH_TO_LOW_TRANSITION
	■ GPIO_LOW_TO_HIGH_TRANSITION

Modified bits of PxIES register.

## **Returns**

None

## 10.4.2.8 void GPIO\_registerInterrupt ( uint\_fast8\_t selectedPort, void(\*)(void) intHandler )

Registers an interrupt handler for the port interrupt.

## **Parameters**

selectedPort	is the port to register the interrupt handler
intHandler	is a pointer to the function to be called when the port interrupt occurs.

This function registers the handler to be called when a port interrupt occurs. This function enables the global interrupt in the interrupt controller; specific GPIO interrupts must be enabled via GPIO\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via GPIO\_clearInterruptFlag().

Clock System can generate interrupts when

## See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

10.4.2.9 void GPIO\_setAsInputPin ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function configures the selected Pin as input pin.

This function selected pins on a selected port as input pins.

selectedPort	is the selected port. Valid values are:
Selecteurort	·
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ
selectedPins	is the enecified him in the colocted part. Mock value is the logical OD of any of the following.
seieclearins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of **PxDIR** register, bits of **PxREN** register and bits of **PxSEL** register.

None

# 10.4.2.10 void GPIO\_setAsInputPinWithPullDownResistor ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function sets the selected Pin in input Mode with Pull Down resistor.

This function sets the selected Pin in input Mode with Pull Down resistor.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ

selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of PxDIR register, bits of PxOUT register and bits of PxREN register.

## **Returns**

None

# 10.4.2.11 void GPIO\_setAsInputPinWithPullUpResistor ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function sets the selected Pin in input Mode with Pull Up resistor.

This function sets the selected Pin in input Mode with Pull Up resistor.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ
selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	= GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of PxDIR register, bits of PxOUT register and bits of PxREN register.

## **Returns**

None

# 10.4.2.12 void GPIO\_setAsOutputPin ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function configures the selected Pin as output pin.

This function selected pins on a selected port as output pins.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ

selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of PxDIR register and bits of PxSEL register.

#### Returns

None

10.4.2.13 void GPIO\_setAsPeripheralModuleFunctionInputPin ( uint\_fast8\_t selectedPort, uint fast16 t selectedPins, uint fast8 t mode )

This function configures the peripheral module function in the input direction for the selected pin for either primary, secondary or ternary module function modes.

This function configures the peripheral module function in the input direction for the selected pin for either primary, secondary or ternary module function modes. Accepted values for mode are GPIO\_PRIMARY\_MODULE\_FUNCTION, GPIO\_SECONDARY\_MODULE\_FUNCTION, and GPIO\_TERTIARY\_MODULE\_FUNCTION

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ
selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

mode is the specified mode that the pin should be configured for the module function. Valid values are:

■ GPIO\_PRIMARY\_MODULE\_FUNCTION
■ GPIO\_SECONDARY\_MODULE\_FUNCTION
■ GPIO\_TERTIARY\_MODULE\_FUNCTION

Modified bits of PxDIR register and bits of PxSEL register.

#### Returns

None

10.4.2.14 void GPIO\_setAsPeripheralModuleFunctionOutputPin ( uint\_fast8\_t selectedPort, uint fast16 t selectedPins, uint fast8 t mode )

This function configures the peripheral module function in the output direction for the selected pin for either primary, secondary or ternary module function modes.

This function configures the peripheral module function in the output direction for the selected pin for either primary, secondary or ternary module function modes. Accepted values for mode are GPIO\_PRIMARY\_MODULE\_FUNCTION, GPIO\_SECONDARY\_MODULE\_FUNCTION, and GPIO\_TERTIARY\_MODULE\_FUNCTION

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ

selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

mode	is the specified mode that the pin should be configured for the module function. Valid values are:
	■ GPIO_PRIMARY_MODULE_FUNCTION
	■ GPIO_SECONDARY_MODULE_FUNCTION
	■ GPIO_TERTIARY_MODULE_FUNCTION

Modified bits of PxDIR register and bits of PxSEL register.

## Returns

None

# 10.4.2.15 void GPIO\_setDriveStrengthHigh ( uint\_fast8\_t selectedPort, uint\_fast8\_t selectedPins )

This function sets the drive strength to high for the selected port


selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1,
	■ GPIO_PORT_P2,
	■ GPIO_PORT_P3,
	■ GPIO_PORT_P4,
	■ GPIO_PORT_P5,
	■ GPIO_PORT_P6,
	■ GPIO_PORT_P7,
	■ GPIO_PORT_P8,
	■ GPIO_PORT_P9,
	■ GPIO_PORT_P10,
	■ GPIO_PORT_PJ

selectedPins	is the specified pin in the selected port. Valid values are:
	■ GPIO_PIN0,
	■ GPIO_PIN1,
	■ GPIO_PIN2,
	■ GPIO_PIN3,
	■ GPIO_PIN4,
	■ GPIO_PIN5,
	■ GPIO_PIN6,
	■ GPIO_PIN7,
	■ GPIO_PIN8,
	■ PIN_ALL8,

None

# 10.4.2.16 void GPIO\_setDriveStrengthLow ( uint\_fast8\_t selectedPort, uint\_fast8\_t selectedPins )

This function sets the drive strength to low for the selected port



selectedPins	is the specified pin in the selected port. Valid values are:
	■ GPIO_PIN0,
	■ GPIO_PIN1,
	■ GPIO_PIN2,
	■ GPIO_PIN3,
	■ GPIO_PIN4,
	■ GPIO_PIN5,
	■ GPIO_PIN6,
	■ GPIO_PIN7,
	■ GPIO_PIN8,
	■ PIN_ALL8,

None

# 10.4.2.17 void GPIO\_setOutputHighOnPin ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function sets output HIGH on the selected Pin.

This function sets output HIGH on the selected port's pin.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ

selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of PxOUT register.

## Returns

None

# 10.4.2.18 void GPIO\_setOutputLowOnPin ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function sets output LOW on the selected Pin.

This function sets output LOW on the selected port's pin.

I I ID I	College and a state of the College and the Col
selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ
selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
Selecteurins	
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

None

# 10.4.2.19 void GPIO\_toggleOutputOnPin ( uint\_fast8\_t selectedPort, uint\_fast16\_t selectedPins )

This function toggles the output on the selected Pin.

This function toggles the output on the selected port's pin.

selectedPort	is the selected port. Valid values are:
	■ GPIO_PORT_P1
	■ GPIO_PORT_P2
	■ GPIO_PORT_P3
	■ GPIO_PORT_P4
	■ GPIO_PORT_P5
	■ GPIO_PORT_P6
	■ GPIO_PORT_P7
	■ GPIO_PORT_P8
	■ GPIO_PORT_P9
	■ GPIO_PORT_P10
	■ GPIO_PORT_P11
	■ GPIO_PORT_PJ

selectedPins	is the specified pin in the selected port. Mask value is the logical OR of any of the following:
	■ GPIO_PIN0
	■ GPIO_PIN1
	■ GPIO_PIN2
	■ GPIO_PIN3
	■ GPIO_PIN4
	■ GPIO_PIN5
	■ GPIO_PIN6
	■ GPIO_PIN7
	■ GPIO_PIN8
	■ GPIO_PIN9
	■ GPIO_PIN10
	■ GPIO_PIN11
	■ GPIO_PIN12
	■ GPIO_PIN13
	■ GPIO_PIN14
	■ GPIO_PIN15

Modified bits of PxOUT register.

#### **Returns**

None

# 10.4.2.20 void GPIO\_unregisterInterrupt ( uint\_fast8\_t selectedPort )

Unregisters the interrupt handler for the port.

# **Parameters**

selectedPort	is the port to	unregister the	interrupt handler

This function unregisters the handler to be called when a port interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

# See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 11 Inter-Integrated Circuit (I2C)

Module Operation	.162
Master Operation	. 162
Slave Operation	. 163
Timeout Parameter	. 164
Programming Example	.164
Definitions	. 165

# 11.1 I2C Module Operation

In I2C mode, the eUSCI\_B module provides an interface between the device and I2C-compatible devices connected by the two-wire I2C serial bus. External components attached to the I2C bus serially transmit and/or receive serial data to/from the eUSCI\_B module through the 2-wire I2C interface. The Inter-Integrated Circuit (I2C) API provides a set of functions for using the MSPWare I2C modules. Functions are provided to initialize the I2C modules, to send and receive data, obtain status, and to manage interrupts for the I2C modules. For the sake of simplicity and code readability, the EUSCI\_B module name has been omitted from the API name space.

The I2C module provide the ability to communicate to other IC devices over an I2C bus. The I2C bus is specified to support devices that can both transmit and receive (write and read) data. Also, devices on the I2C bus can be designated as either a master or a slave. The MSPWare L I2C modules support both sending and receiving data as either a master or a slave, and also support the simultaneous operation as both a master and a slave.

I2C module can generate interrupts. The I2C module configured as a master will generate interrupts when a transmit or receive operation is completed (or aborted due to an error). The I2C module configured as a slave will generate interrupts when data has been sent or requested by a master.

# 11.2 Master Operation

To drive the master module, the APIs need to be invoked in the following order

- I2C initMaster
- I2C setSlaveAddress
- I2C setMode
- I2C enableModule
- I2C\_enableInterrupt (if interrupts are being used) This may be followed by the APIs for transmit or receive as required

The user must first initialize the I2C module and configure it as a master with a call to I2C\_initMaster. That function will set the clock and data rates. This is followed by a call to set the slave address with which the master intends to communicate with using I2C\_setSlaveAddress. Then the mode of operation (transmit or receive) is chosen using I2C\_setMode. The I2C module may now be enabled using I2C\_enableModule. It is recommended to enable the I2C module before enabling the interrupts. Any transmission or reception of data may be initiated at this point after interrupts are enabled (if any).

The transaction can then be initiated on the bus by calling the transmit or receive related APIs as listed below.

## **Master Single Byte Transmission**

■ I2C\_masterSendSingleByte

# **Master Multiple Byte Transmission**

- I2C\_masterSendMultiByteStart
- I2C\_masterSendMultiByteNext
- I2C\_masterSendMultiByteStop

#### **Master Single Byte Reception**

■ I2C masterReceiveSingleByte

#### **Master Multiple Byte Reception**

- I2C masterReceiveStart
- I2C\_masterReceiveMultiByteNext
- I2C\_masterReceiveMultiByteFinish
- I2C\_masterReceiveMultiByteStop

For the interrupt-driven transaction, the user must register an interrupt handler for the I2C devices and enable the I2C interrupt.

# 11.3 Slave Operation

To drive the slave module, the APIs need to be invoked in the following order

- I2C initSlave
- I2C setMode
- I2C enableModule
- I2C\_enableInterrupt (if interrupts are being used)

The user must first call the I2C\_initSlave to initialize the slave module in I2C mode and set the slave address. This is followed by a call to set the mode of operation (transmit or receive). The I2C module may now be enabled using I2C\_enableModule. It is recommended to enable the I2C module before enabling the interrupts. Any transmission or reception of data may be initiated at this point after interrupts are enabled (if any).

The transaction can then be initiated on the bus by calling the transmit or receive related APIs as listed below.

#### **Slave Transmission API**

■ I2C\_slavePutData

#### Slave Reception API

■ I2C\_slaveGetData

For the interrupt-driven transaction, the user must register an interrupt handler for the I2C devices and enable the I2C interrupt.

# 11.4 Timeout Parameters

For serial transmission APIs (sending/receiving), a "timeout" API exists that will return control of execution back to the user application if a specified duration passes. The variable that is passed into these functions is a unit of time specified by how many "loop iterations" elapse before unsuccessful transmission of data.

# 11.5 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the I2C module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a simple example of how to setup the I2C module for master operation with a 400KHz clock.

First, below is an example of setting up the I2C module configuration structure:

Below are the actual DriverLib calls to configure/setup the I2C module:

#### 11.6 **Definitions**

# Data Structures

■ struct eUSCI I2C MasterConfig

# **Functions**

- void I2C clearInterruptFlag (uint32 t moduleInstance, uint fast16 t mask)
- void I2C\_disableInterrupt (uint32\_t moduleInstance, uint\_fast16\_t mask)
- void I2C\_disableModule (uint32\_t moduleInstance)
- void I2C\_disableMultiMasterMode (uint32\_t moduleInstance)
- void I2C\_enableInterrupt (uint32\_t moduleInstance, uint\_fast16\_t mask)
- void I2C\_enableModule (uint32\_t moduleInstance)
- void I2C\_enableMultiMasterMode (uint32\_t moduleInstance)
- uint\_fast16\_t l2C\_getEnabledInterruptStatus (uint32\_t moduleInstance)
- uint fast16 t I2C getInterruptStatus (uint32 t moduleInstance, uint16 t mask)
- uint\_fast8\_t I2C\_getMode (uint32\_t moduleInstance)
- uint32\_t I2C\_getReceiveBufferAddressForDMA (uint32\_t moduleInstance)
   uint32\_t I2C\_getTransmitBufferAddressForDMA (uint32\_t moduleInstance)
- void I2C\_initMaster (uint32\_t moduleInstance, const eUSCI I2C MasterConfig \*config)
- void I2C initSlave (uint32 t moduleInstance, uint fast16 t slaveAddress, uint fast8 t slaveAddressOffset, uint32 t slaveOwnAddressEnable)
- uint8\_t l2C\_isBusBusy (uint32\_t moduleInstance)
   bool l2C\_masterIsStartSent (uint32\_t moduleInstance)
   uint8\_t l2C\_masterIsStopSent (uint32\_t moduleInstance)
- uint8 t I2C masterReceiveMultiByteFinish (uint32 t moduleInstance)
- bool I2C masterReceiveMultiByteFinishWithTimeout (uint32 t moduleInstance, uint8 t \*txData, uint32 t timeout)
- uint8\_t I2C\_masterReceiveMultiByteNext (uint32\_t moduleInstance)
- void I2C masterReceiveMultiByteStop (uint32 t moduleInstance)
- uint8\_t l2C\_masterReceiveSingle (uint32\_t moduleInstance)
- uint8 t I2C masterReceiveSingleByte (uint32 t moduleInstance)
- void I2C masterReceiveStart (uint32 t moduleInstance)
- void I2C\_masterSendMultiByteFinish (uint32\_t moduleInstance, uint8\_t txData)
   bool I2C\_masterSendMultiByteFinishWithTimeout (uint32\_t moduleInstance, uint8\_t txData, uint32 t timeout)
- void I2C\_masterSendMultiByteNext (uint32\_t moduleInstance, uint8\_t txData)
- bool I2C masterSendMultiByteNextWithTimeout (uint32 t moduleInstance, uint8 t txData, uint32 t timeout)
- void I2C\_masterSendMultiByteStart (uint32\_t moduleInstance, uint8\_t txData)
- bool I2C masterSendMultiByteStartWithTimeout (uint32 t moduleInstance, uint8 t txData, uint32 t timeout)
- void I2C masterSendMultiByteStop (uint32 t moduleInstance)
- bool I2C masterSendMultiByteStopWithTimeout (uint32 t moduleInstance, uint32 t timeout)
- void I2C masterSendSingleByte (uint32 t moduleInstance, uint8 t txData)
- bool I2C masterSendSingleByteWithTimeout (uint32 t moduleInstance, uint8 t txData, uint32 t timeout)
- void I2C masterSendStart (uint32 t moduleInstance)
- void I2C registerInterrupt (uint32 t moduleInstance, void(\*intHandler)(void))
- void I2C setMode (uint32 t moduleInstance, uint fast8 t mode)
- void I2C setSlaveAddress (uint32\_t moduleInstance, uint\_fast16\_t slaveAddress)
- uint8 t I2C slaveGetData (uint32 t moduleInstance)
- void I2C slavePutData (uint32 t moduleInstance, uint8 t transmitData)
- void I2C\_slaveSendNAK (uint32\_t moduleInstance)
- void I2C\_unregisterInterrupt (uint32\_t moduleInstance)

# 11.6.1 Detailed Description

The code for this module is contained in driverlib/i2c.c, with driverlib/i2c.h containing the API declarations for use by applications.

# 11.6.2 Function Documentation

# 11.6.2.1 void I2C\_clearInterruptFlag ( uint32\_t moduleInstance, uint\_fast16\_t mask )

Clears I2C interrupt sources.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
mask	is a bit mask of the interrupt sources to be cleared.

The I2C interrupt source is cleared, so that it no longer asserts. The highest interrupt flag is automatically cleared when an interrupt vector generator is used.

The mask parameter has the same definition as the mask parameter to I2C\_enableInterrupt().

Modified register is **UCBxIFG**.

#### **Returns**

None.

# 11.6.2.2 void I2C\_disableInterrupt ( uint32\_t moduleInstance, uint\_fast16\_t mask )

Disables individual I2C interrupt sources.

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

*mask* is the bit mask of the interrupt sources to be disabled.

Disables the indicated I2C interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The mask parameter is the logical OR of any of the following:

- EUSCI B I2C STOP INTERRUPT STOP condition interrupt
- EUSCI\_B\_I2C\_START\_INTERRUPT START condition interrupt
- EUSCI B I2C TRANSMIT INTERRUPTO Transmit interrupt0
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT1 Transmit interrupt1
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT2 Transmit interrupt2
- EUSCI B I2C TRANSMIT INTERRUPT3 Transmit interrupt3
- EUSCI\_B\_I2C\_RECEIVE\_INTERRUPT0 Receive interrupt0
- EUSCI B I2C RECEIVE INTERRUPT1 Receive interrupt1
- EUSCI B I2C RECEIVE INTERRUPT2 Receive interrupt2
- EUSCI B I2C RECEIVE INTERRUPT3 Receive interrupt3
- EUSCI B I2C NAK INTERRUPT Not-acknowledge interrupt
- EUSCI\_B\_I2C\_ARBITRATIONLOST\_INTERRUPT Arbitration lost interrupt
- EUSCI B I2C BIT9 POSITION INTERRUPT Bit position 9 interrupt enable
- EUSCI\_B\_I2C\_CLOCK\_LOW\_TIMEOUT\_INTERRUPT Clock low timeout interrupt enable
- EUSCI B I2C BYTE COUNTER INTERRUPT Byte counter interrupt enable

Modified register is UCBxIE.

#### Returns

None.

## 11.6.2.3 void I2C disableModule ( uint32 t moduleInstance )

Disables the I2C block.

# **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This will disable operation of the I2C block. Modified bits are UCSWRST of UCBxCTL1 register.

# Returns

None.

11.6.2.4 void I2C\_disableMultiMasterMode ( uint32\_t moduleInstance )

Disables Multi Master Mode

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

At the end of this function, the I2C module is still disabled till I2C\_enableModule is invoked

Modified bits are UCSWRST of OFS\_UCBxCTLW0, UCMM bit of UCBxCTLW0

#### Returns

None.

# 11.6.2.5 void I2C\_enableInterrupt ( uint32\_t moduleInstance, uint\_fast16\_t mask )

Enables individual I2C interrupt sources.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
mask	is the bit mask of the interrupt sources to be enabled.

Enables the indicated I2C interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The mask parameter is the logical OR of any of the following:

- EUSCI\_B\_I2C\_STOP\_INTERRUPT STOP condition interrupt
- EUSCI B I2C START INTERRUPT START condition interrupt
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT0 Transmit interrupt0
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT1 Transmit interrupt1
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT2 Transmit interrupt2
- EUSCI B I2C TRANSMIT INTERRUPT3 Transmit interrupt3
- EUSCI B I2C RECEIVE INTERRUPTO Receive interrupt0
- EUSCI\_B\_I2C\_RECEIVE\_INTERRUPT1 Receive interrupt1

- EUSCI B I2C RECEIVE INTERRUPT2 Receive interrupt2
- EUSCI B I2C RECEIVE INTERRUPT3 Receive interrupt3
- EUSCI\_B\_I2C\_NAK\_INTERRUPT Not-acknowledge interrupt
- EUSCI B I2C ARBITRATIONLOST INTERRUPT Arbitration lost interrupt
- EUSCI B I2C BIT9 POSITION INTERRUPT Bit position 9 interrupt enable
- EUSCI B I2C CLOCK LOW TIMEOUT INTERRUPT Clock low timeout interrupt enable
- EUSCI B I2C BYTE COUNTER INTERRUPT Byte counter interrupt enable

Modified registers are UCBxIFG and OFS\_UCBxIE.

#### Returns

None.

# 11.6.2.6 void I2C enableModule ( uint32 t moduleInstance )

Enables the I2C block.

#### **Parameters**

moduleInstance is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include: **■ EUSCI B0 BASE** 

- EUSCI\_B1\_BASE
- EUSCI B2 BASE
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

This will enable operation of the I2C block. Modified bits are UCSWRST of UCBxCTL1 register.

#### Returns

None.

# 11.6.2.7 void I2C enableMultiMasterMode ( uint32 t moduleInstance )

Enables Multi Master Mode

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but
	can include:
	■ EUSCI B0 BASE
	■ EUSCL B1 BASE

- EUSCI\_B2\_BASE
- EUSCI B3 BASE

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

At the end of this function, the I2C module is still disabled till I2C\_enableModule is invoked Modified bits are UCSWRST of OFS\_UCBxCTLW0, UCMM bit of UCBxCTLW0

#### Returns

None.

# 11.6.2.8 uint\_fast16\_t l2C\_getEnabledInterruptStatus ( uint32\_t moduleInstance )

Gets the current I2C interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but
	can include:

- **EUSCI B0 BASE**
- **EUSCI B1 BASE**
- EUSCI B2 BASE
- EUSCI\_B3\_BASE

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

## Returns

the masked status of the interrupt flag

- EUSCI\_B\_I2C\_STOP\_INTERRUPT STOP condition interrupt
- EUSCI B I2C START INTERRUPT START condition interrupt
- EUSCI B I2C TRANSMIT INTERRUPT0 Transmit interrupt0
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT1 Transmit interrupt1
- EUSCI B I2C TRANSMIT INTERRUPT2 Transmit interrupt2
- EUSCI B I2C TRANSMIT INTERRUPT3 Transmit interrupt3
- EUSCI B I2C RECEIVE INTERRUPTO Receive interrupt0
- EUSCI\_B\_I2C\_RECEIVE\_INTERRUPT1 Receive interrupt1
- EUSCI\_B\_I2C\_RECEIVE\_INTERRUPT2 Receive interrupt2
- EUSCI B I2C RECEIVE INTERRUPT3 Receive interrupt3
- EUSCI\_B\_I2C\_NAK\_INTERRUPT Not-acknowledge interrupt
- EUSCI B I2C ARBITRATIONLOST INTERRUPT Arbitration lost interrupt
- EUSCI B I2C BIT9 POSITION INTERRUPT Bit position 9 interrupt enable
- EUSCI\_B\_I2C\_CLOCK\_LOW\_TIMEOUT\_INTERRUPT Clock low timeout interrupt enable
- EUSCI B I2C BYTE COUNTER INTERRUPT Byte counter interrupt enable

References I2C\_getInterruptStatus().

11.6.2.9 uint fast16 t I2C getInterruptStatus ( uint32 t moduleInstance, uint16 t mask )

Gets the current I2C interrupt status.

#### moduleInstance

is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:

- EUSCI B0 BASE
- EUSCI\_B1\_BASE
- **EUSCI B2 BASE**
- EUSCI\_B3 BASE

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

#### mask

is the masked interrupt flag status to be returned. Mask value is the logical OR of any of the following:

- EUSCI B I2C NAK INTERRUPT Not-acknowledge interrupt
- EUSCI\_B\_I2C\_ARBITRATIONLOST\_INTERRUPT Arbitration lost interrupt
- EUSCI B I2C STOP INTERRUPT STOP condition interrupt
- EUSCI B I2C START INTERRUPT START condition interrupt
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT0 Transmit interrupt0
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT1 Transmit interrupt1
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT2 Transmit interrupt2
- EUSCI B I2C TRANSMIT INTERRUPT3 Transmit interrupt3
- EUSCI B I2C RECEIVE INTERRUPT0 Receive interrupt0
- EUSCI\_B\_I2C\_RECEIVE\_INTERRUPT1 Receive interrupt1
- EUSCI\_B\_I2C\_RECEIVE\_INTERRUPT2 Receive interrupt2
- EUSCI B I2C RECEIVE INTERRUPT3 Receive interrupt3
- EUSCI B I2C BIT9 POSITION INTERRUPT Bit position 9 interrupt
- EUSCI\_B\_I2C\_CLOCK\_LOW\_TIMEOUT\_INTERRUPT Clock low timeout interrupt enable
- EUSCI B I2C BYTE COUNTER INTERRUPT Byte counter interrupt enable

the masked status of the interrupt flag

- EUSCI\_B\_I2C\_STOP\_INTERRUPT STOP condition interrupt
- EUSCI B I2C START INTERRUPT START condition interrupt
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT0 Transmit interrupt0
- EUSCI\_B\_I2C\_TRANSMIT\_INTERRUPT1 Transmit interrupt1
- EUSCI B I2C TRANSMIT INTERRUPT2 Transmit interrupt2
- EUSCI B I2C TRANSMIT INTERRUPT3 Transmit interrupt3
- EUSCI B I2C RECEIVE INTERRUPT0 Receive interrupt0
- EUSCI B I2C RECEIVE INTERRUPT1 Receive interrupt1
- EUSCI B I2C RECEIVE INTERRUPT2 Receive interrupt2
- EUSCI B I2C RECEIVE INTERRUPT3 Receive interrupt3
- EUSCI B I2C NAK INTERRUPT Not-acknowledge interrupt
- EUSCI\_B\_I2C\_ARBITRATIONLOST\_INTERRUPT Arbitration lost interrupt
- EUSCI B I2C BIT9 POSITION INTERRUPT Bit position 9 interrupt enable
- EUSCI\_B\_I2C\_CLOCK\_LOW\_TIMEOUT\_INTERRUPT Clock low timeout interrupt enable
- EUSCI\_B\_I2C\_BYTE\_COUNTER\_INTERRUPT Byte counter interrupt enable

Referenced by I2C getEnabledInterruptStatus().

# 11.6.2.10 uint fast8 t I2C getMode ( uint32 t moduleInstance )

Gets the mode of the I2C device.

Current I2C transmit/receive mode.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

Modified bits are **UCTR** of **UCBxCTL1** register.

#### Returns

None Return one of the following:

- EUSCI\_B\_I2C\_TRANSMIT\_MODE
- EUSCI\_B\_I2C\_RECEIVE\_MODE indicating the current mode

11.6.2.11 uint32\_t I2C\_getReceiveBufferAddressForDMA ( uint32\_t moduleInstance )

Returns the address of the RX Buffer of the I2C for the DMA module.

#### moduleInstance

is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:

- **EUSCI B0 BASE**
- EUSCI\_B1\_BASE
- EUSCI B2 BASE
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

Returns the address of the I2C RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.

#### Returns

**NONE** 

# 11.6.2.12 uint32 t I2C getTransmitBufferAddressForDMA ( uint32 t moduleInstance )

Returns the address of the TX Buffer of the I2C for the DMA module.

#### **Parameters**

#### moduleInstance

is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:

- EUSCI\_B0\_BASE
- **EUSCI B1 BASE**
- **EUSCI B2 BASE**
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

Returns the address of the I2C TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.

## Returns

NONE

# 11.6.2.13 void I2C\_initMaster ( uint32\_t moduleInstance, const eUSCI\_I2C\_MasterConfig \* config )

Initializes the I2C Master block.

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
config	Configuration structure for I2C master mode

# Configuration options for eUSCI\_I2C\_MasterConfig structure.

## **Parameters**

selectClock-	is the clock source. Valid values are
Source	■ EUSCI_B_I2C_CLOCKSOURCE_ACLK
	■ EUSCI_B_I2C_CLOCKSOURCE_SMCLK
i2cClk	is the rate of the clock supplied to the I2C module (the frequency in Hz of the clock source specified in selectClockSource).
dataRate	set up for selecting data transfer rate. Valid values are
	■ EUSCI_B_I2C_SET_DATA_RATE_1MBPS
	■ EUSCI_B_I2C_SET_DATA_RATE_400KBPS
	■ EUSCI_B_I2C_SET_DATA_RATE_100KBPS
byteCoun-	sets threshold for automatic STOP or UCSTPIFG
terThreshold	
autoSTOPGen-	sets up the STOP condition generation. Valid values are
eration	■ EUSCI_B_I2C_NO_AUTO_STOP
	■ EUSCI_B_I2C_SET_BYTECOUNT_THRESHOLD_FLAG
	■ EUSCI_B_I2C_SEND_STOP_AUTOMATICALLY_ON_BYTECOUNT_THRESHOLD

This function initializes operation of the I2C Master block. Upon successful initialization of the I2C block, this function will have set the bus speed for the master; however I2C module is still disabled till I2C\_enableModule is invoked

Modified bits are UCMST, UCMODE\_3, UCSYNC of UCBxCTL0 register UCSSELx, UCSWRST, of UCBxCTL1 register UCBxBR0 and UCBxBR1 registers

None.

11.6.2.14 void I2C\_initSlave ( uint32\_t moduleInstance, uint\_fast16\_t slaveAddress, uint\_fast8\_t slaveAddressOffset, uint32\_t slaveOwnAddressEnable )

Initializes the I2C Slave block.

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
slaveAddress	7-bit or 10-bit slave address
slaveAddres-	Own address Offset referred to- 'x' value of UCBxI2COAx. Valid values are:
sOffset	■ EUSCI_B_I2C_OWN_ADDRESS_OFFSET0,
	■ EUSCI_B_I2C_OWN_ADDRESS_OFFSET1,
	■ EUSCI_B_I2C_OWN_ADDRESS_OFFSET2,
	■ EUSCI_B_I2C_OWN_ADDRESS_OFFSET3
slaveOwnAd-	selects if the specified address is enabled or disabled. Valid values are:
dressEnable	■ EUSCI_B_I2C_OWN_ADDRESS_DISABLE,
	■ EUSCI_B_I2C_OWN_ADDRESS_ENABLE

This function initializes operation of the I2C as a Slave mode. Upon successful initialization of the I2C blocks, this function will have set the slave address but the I2C module is still disabled till I2C enableModule is invoked.

The parameter slaveAddress is the value that will be compared against the slave address sent by an I2C master.

Modified bits are UCMODE\_3, UCSYNC of UCBxCTL0 register UCSWRST of UCBxCTL1 register UCBxI2COA register

## **Returns**

None.

# 11.6.2.15 uint8\_t I2C\_isBusBusy ( uint32\_t moduleInstance )

Indicates whether or not the I2C bus is busy.

#### moduleInstance

is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:

- **EUSCI B0 BASE**
- EUSCI\_B1\_BASE
- **EUSCI B2 BASE**
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

This function returns an indication of whether or not the I2C bus is busy. This function checks the status of the bus via UCBBUSY bit in UCBxSTAT register.

#### **Returns**

Returns EUSCI\_B\_I2C\_BUS\_BUSY if the I2C Master is busy; otherwise, returns EUSCI\_B\_I2C\_BUS\_NOT\_BUSY.

# 11.6.2.16 bool I2C masterIsStartSent ( uint32 t moduleInstance )

Indicates whether Start got sent.

#### **Parameters**

	can include.
	can include:
moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but

- EUSCI\_B0\_BASE
- EUSCI\_B1\_BASE
- **EUSCI B2 BASE**
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

This function returns an indication of whether or not Start got sent This function checks the status of the bus via UCTXSTT bit in UCBxCTL1 register.

#### Returns

Returns true if the START has been sent, false if it is sending

# 11.6.2.17 uint8 t I2C masterlsStopSent ( uint32 t moduleInstance )

Indicates whether STOP got sent.

#### moduleInstance

is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:

- EUSCI B0 BASE
- EUSCI\_B1\_BASE
- **EUSCI B2 BASE**
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

This function returns an indication of whether or not STOP got sent This function checks the status of the bus via UCTXSTP bit in UCBxCTL1 register.

#### Returns

Returns EUSCI\_B\_I2C\_STOP\_SEND\_COMPLETE if the I2C Master finished sending STOP; otherwise, returns EUSCI\_B\_I2C\_SENDING\_STOP.

#### 11.6.2.18 uint8 t I2C masterReceiveMultiByteFinish ( uint32 t moduleInstance )

Finishes multi-byte reception at the Master end

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but
	can include:

- EUSCI\_B0\_BASE
- EUSCI\_B1\_BASE
- EUSCI\_B2\_BASE
- EUSCI B3 BASE

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

This function is used by the Master module to initiate completion of a multi-byte reception This function

■ Receives the current byte and initiates the STOP from Master to Slave

Modified bits are **UCTXSTP** bit of **UCBxCTL1**.

#### Returns

Received byte at Master end.

# 11.6.2.19 bool I2C\_masterReceiveMultiByteFinishWithTimeout ( uint32\_t *moduleInstance*, uint8\_t \* *txData*, uint32\_t *timeout* )

Finishes multi-byte reception at the Master end with timeout

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is a pointer to the location to store the received byte at master end
timeout	is the amount of time to wait until giving up

This function is used by the Master module to initiate completion of a multi-byte reception This function

■ Receives the current byte and initiates the STOP from Master to Slave

Modified bits are UCTXSTP bit of UCBxCTL1.

#### Returns

0x01 or 0x00URE of the transmission process.

## 11.6.2.20 uint8\_t I2C\_masterReceiveMultiByteNext ( uint32\_t moduleInstance )

Starts multi-byte reception at the Master end one byte at a time

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function is used by the Master module to receive each byte of a multi-byte reception This function reads currently received byte

Modified register is UCBxRXBUF.

#### Returns

Received byte at Master end.

## 11.6.2.21 void I2C masterReceiveMultiByteStop ( uint32 t moduleInstance )

Sends the STOP at the end of a multi-byte reception at the Master end

#### moduleInstance

is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:

- EUSCI\_B0\_BASE
- EUSCI\_B1\_BASE
- **EUSCI B2 BASE**
- **EUSCI B3 BASE**

It is important to note that for eUSCI modules, only "B" modules such as EUSCI\_B0 can be used. "A" modules such as EUSCI\_A0 do not support the I2C mode.

This function is used by the Master module to initiate STOP

Modified bits are UCTXSTP bit of UCBxCTL1.

#### Returns

None.

## 11.6.2.22 uint8\_t I2C\_masterReceiveSingle ( uint32\_t moduleInstance )

Receives a byte that has been sent to the I2C Master Module.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function reads a byte of data from the I2C receive data Register.

#### **Returns**

Returns the byte received from by the I2C module, cast as an uint8 t.

## 11.6.2.23 uint8\_t I2C\_masterReceiveSingleByte ( uint32\_t moduleInstance )

Does single byte reception from the slave

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function is used by the Master module to receive a single byte. This function:

- Sends START and STOP
- Waits for data reception
- Receives one byte from the Slave

Modified registers are UCBxIE, UCBxCTL1, UCBxIFG, UCBxTXBUF, UCBxIE

#### **Returns**

The byte that has been received from the slave

## 11.6.2.24 void I2C\_masterReceiveStart ( uint32\_t moduleInstance )

Starts reception at the Master end

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function is used by the Master module initiate reception of a single byte. This function

■ Sends START

Modified bits are UCTXSTT bit of UCBxCTL1.

#### **Returns**

None.

## 11.6.2.25 void I2C\_masterSendMultiByteFinish ( uint32\_t moduleInstance, uint8\_t txData )

Finishes multi-byte transmission from Master to Slave

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is the last data byte to be transmitted in a multi-byte transmission

This function is used by the Master module to send the last byte and STOP. This function

- Transmits the last data byte of a multi-byte transmission to the Slave
- Sends STOP

Modified registers are UCBxTXBUF and UCBxCTL1.

#### **Returns**

None.

# 11.6.2.26 bool I2C\_masterSendMultiByteFinishWithTimeout ( uint32\_t moduleInstance, uint8\_t txData, uint32\_t timeout )

Finishes multi-byte transmission from Master to Slave with timeout

#### **Parameters**

	moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
		■ EUSCI_B0_BASE
		■ EUSCI_B1_BASE
		■ EUSCI_B2_BASE
		■ EUSCI_B3_BASE
		It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
	txData	is the last data byte to be transmitted in a multi-byte transmission
Ì	timeout	is the amount of time to wait until giving up

This function is used by the Master module to send the last byte and STOP. This function

- Transmits the last data byte of a multi-byte transmission to the Slave
- Sends STOP

Modified registers are UCBxTXBUF and UCBxCTL1.

#### Returns

0x01 or 0x00URE of the transmission process.

## 11.6.2.27 void I2C\_masterSendMultiByteNext ( uint32\_t moduleInstance, uint8\_t txData )

Continues multi-byte transmission from Master to Slave

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is the next data byte to be transmitted

This function is used by the Master module continue each byte of a multi-byte trasmission. This function

■ Transmits each data byte of a multi-byte transmission to the Slave

Modified registers are UCBxTXBUF

#### **Returns**

None.

# 11.6.2.28 bool I2C\_masterSendMultiByteNextWithTimeout ( uint32\_t *moduleInstance*, uint8\_t *txData*, uint32\_t *timeout* )

Continues multi-byte transmission from Master to Slave with timeout

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:  ■ EUSCI_B0_BASE  ■ EUSCI_B1_BASE  ■ EUSCI_B2_BASE  ■ EUSCI_B3_BASE  It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0
	can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is the next data byte to be transmitted
timeout	is the amount of time to wait until giving up

This function is used by the Master module continue each byte of a multi-byte transmission. This function

■ Transmits each data byte of a multi-byte transmission to the Slave

Modified registers are UCBxTXBUF

#### **Returns**

0x01 or 0x00URE of the transmission process.

## 11.6.2.29 void I2C\_masterSendMultiByteStart ( uint32\_t moduleInstance, uint8\_t txData )

Starts multi-byte transmission from Master to Slave

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is the first data byte to be transmitted

This function is used by the Master module to send a single byte. This function

- Sends START
- Transmits the first data byte of a multi-byte transmission to the Slave

Modified registers are UCBxIE, UCBxCTL1, UCBxIFG, UCBxTXBUF, UCBxIE

#### Returns

None.

11.6.2.30 bool I2C\_masterSendMultiByteStartWithTimeout ( uint32\_t moduleInstance, uint8\_t txData, uint32\_t timeout )

Starts multi-byte transmission from Master to Slave with timeout

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is the first data byte to be transmitted
timeout	is the amount of time to wait until giving up

This function is used by the Master module to send a single byte. This function

- Sends START
- Transmits the first data byte of a multi-byte transmission to the Slave

Modified registers are UCBxIE, UCBxCTL1, UCBxIFG, UCBxTXBUF, UCBxIE

#### **Returns**

0x01 or 0x00URE of the transmission process.

## 11.6.2.31 void I2C\_masterSendMultiByteStop ( uint32\_t moduleInstance )

Send STOP byte at the end of a multi-byte transmission from Master to Slave

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function is used by the Master module send STOP at the end of a multi-byte transmission

This function

■ Send a STOP after current transmission is complete

Modified bits are UCTXSTP bit of UCBxCTL1.

#### Returns

None.

11.6.2.32 bool I2C\_masterSendMultiByteStopWithTimeout ( uint32\_t *moduleInstance*, uint32\_t *timeout* )

Send STOP byte at the end of a multi-byte transmission from Master to Slave with timeout

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
timeout	is the amount of time to wait until giving up

This function is used by the Master module send STOP at the end of a multi-byte transmission

#### This function

■ Send a STOP after current transmission is complete

Modified bits are UCTXSTP bit of UCBxCTL1.

#### **Returns**

0x01 or 0x00URE of the transmission process.

## 11.6.2.33 void I2C\_masterSendSingleByte ( uint32\_t moduleInstance, uint8\_t txData )

Does single byte transmission from Master to Slave

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
txData	is the data byte to be transmitted

This function is used by the Master module to send a single byte. This function

- Sends START
- Transmits the byte to the Slave
- Sends STOP

Modified registers are UCBxIE, UCBxCTL1, UCBxIFG, UCBxTXBUF, UCBxIE

#### Returns

none

11.6.2.34 bool I2C\_masterSendSingleByteWithTimeout ( uint32\_t moduleInstance, uint8\_t txData, uint32\_t timeout )

Does single byte transmission from Master to Slave with timeout

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:  ■ EUSCI_B0_BASE  ■ EUSCI_B1_BASE  ■ EUSCI_B2_BASE  It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
tyData	is the data byte to be transmitted
txData	•
timeout	is the amount of time to wait until giving up

This function is used by the Master module to send a single byte. This function

- Sends START
- Transmits the byte to the Slave
- Sends STOP

Modified registers are UCBxIE, UCBxCTL1, UCBxIFG, UCBxTXBUF, UCBxIE

#### **Returns**

0x01 or 0x00URE of the transmission process.

## 11.6.2.35 void I2C\_masterSendStart ( uint32\_t moduleInstance )

This function is used by the Master module to initiate START

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function is used by the Master module to initiate STOP

Modified bits are UCTXSTT bit of UCBxCTLW0.

## Returns

None.

11.6.2.36 void I2C\_registerInterrupt ( uint32\_t moduleInstance, void(\*)(void) intHandler )

Registers an interrupt handler for I2C interrupts.

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
intHandler	is a pointer to the function to be called when the timer capture compare interrupt occurs.

This function registers the handler to be called when an I2C interrupt occurs. This function enables the global interrupt in the interrupt controller; specific I2C interrupts must be enabled via I2C\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via I2C\_clearInterruptFlag().

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### **Returns**

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

## 11.6.2.37 void I2C\_setMode ( uint32\_t moduleInstance, uint\_fast8\_t mode )

Sets the mode of the I2C device

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
mode	indicates whether module is in transmit/receive mode
	■ EUSCI_B_I2C_TRANSMIT_MODE
	■ EUSCI_B_I2C_RECEIVE_MODE [Default value]

Modified bits are UCTR of UCBxCTL1 register

## **Returns**

None.

# 11.6.2.38 void I2C\_setSlaveAddress ( uint32\_t moduleInstance, uint\_fast16\_t slaveAddress )

Sets the address that the I2C Master will place on the bus.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
slaveAddress	7-bit or 10-bit slave address

This function will set the address that the I2C Master will place on the bus when initiating a transaction. Modified register is **UCBxI2CSA** register

#### **Returns**

None.

## 11.6.2.39 uint8\_t I2C\_slaveGetData ( uint32\_t moduleInstance )

Receives a byte that has been sent to the I2C Module.

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function reads a byte of data from the I2C receive data Register.

#### **Returns**

Returns the byte received from by the I2C module, cast as an uint8\_t. Modified bit is **UCBxRXBUF** register

11.6.2.40 void I2C\_slavePutData ( uint32\_t moduleInstance, uint8\_t transmitData )

Transmits a byte from the I2C Module.

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:  ■ EUSCI_B0_BASE  ■ EUSCI_B1_BASE  ■ EUSCI_B2_BASE  It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
transmitData	data to be transmitted from the I2C module

This function will place the supplied data into I2C transmit data register to start transmission Modified register is **UCBxTXBUF** register

## **Returns**

None.

## 11.6.2.41 void I2C\_slaveSendNAK ( uint32\_t moduleInstance )

This function is used by the slave to send a NAK out over the I2C line

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

#### **Returns**

None.

## 11.6.2.42 void I2C\_unregisterInterrupt ( uint32\_t moduleInstance )

Unregisters the interrupt handler for the timer

#### **Parameters**

moduleInstance	is the instance of the eUSCI B (I2C) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
	It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.

This function unregisters the handler to be called when timer interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 12 Nested Vector Interrupt Controller (NVIC)

Module Operation	196
Basic Operation Modes	197
Programming Example	197
Definitions	198

# 12.1 Module Operation

The interrupt controller API provides a set of functions for dealing with the Nested Vectored Interrupt Controller (NVIC). Functions are provided to enable and disable interrupts, register interrupt handlers, and set the priority of interrupts.

The NVIC provides global interrupt masking, prioritization, and handler dispatching. Individual interrupt sources can be masked, and the processor interrupt can be globally masked as well (without affecting the individual source masks).

The NVIC is tightly coupled with the Cortex-M microprocessor. When the processor responds to an interrupt, the NVIC supplies the address of the function to handle the interrupt directly to the processor. This action eliminates the need for a global interrupt handler that queries the interrupt controller to determine the cause of the interrupt and branch to the appropriate handler, reducing interrupt response time.

The interrupt prioritization in the NVIC allows higher priority interrupts to be handled before lower priority interrupts, as well as allowing preemption of lower priority interrupt handlers by higher priority interrupts. Again, this helps reduce interrupt response time (for example, a 1 ms system control interrupt is not held off by the execution of a lower priority 1 second housekeeping interrupt handler).

Sub-prioritization is also possible; instead of having N bits of preemptable prioritization, the NVIC can be configured (via software) for N - M bits of preemptable prioritization and M bits of sub-priority. In this scheme, two interrupts with the same preemptable prioritization but different sub-priorities do not cause a preemption; tail chaining is used instead to process the two interrupts back-to-back.

If two interrupts with the same priority (and sub-priority if so configured) are asserted at the same time, the one with the lower interrupt number is processed first. The NVIC keeps track of the nesting of interrupt handlers, allowing the processor to return from interrupt context only once all nested and pending interrupts have been handled.

Interrupt handlers can be configured in one of two ways; statically at compile time or dynamically at run time. Static configuration of interrupt handlers is accomplished by editing the interrupt handler table in the application's startup code. When statically configured, the interrupts must be explicitly enabled in the NVIC via Interrupt\_enableInterrupt() before the processor can respond to the interrupt (in addition to any interrupt enabling required within the peripheral itself). Statically configuring the interrupt table provides the fastest interrupt response time because the stacking operation (a write to SRAM) can be performed in parallel with the interrupt handler table fetch (a read from Flash), as well as the prefetch of the interrupt handler itself (assuming it is also in Flash).

Alternatively, interrupts can be configured at run-time using Interrupt\_registerInterrupt(). When using Interrupt\_registerInterrupt(), the interrupt must also be enabled as before; when using the analogue in each individual driver, Interrupt\_enableInterrupt() is called by the driver and does not need to be called by the application. Run-time configuration of interrupts adds a small latency to

the interrupt response time because the stacking operation (a write to SRAM) and the interrupt handler table fetch (a read from SRAM) must be performed sequentially.

Run-time configuration of interrupt handlers requires that the interrupt handler table be placed on a 1-kB boundary in SRAM (typically this is at the beginning of SRAM). Failure to do so results in an incorrect vector address being fetched in response to an interrupt. The vector table is in a section called "vtable" and should be placed appropriately with a linker script.

# 12.2 Basic Operation Modes

The primary function of the interrupt controller API is to manage the interrupt vector table used by the NVIC to dispatch interrupt requests. Registering an interrupt handler is a simple matter of inserting the handler address into the table. By default, the table is filled with pointers to an internal handler that loops forever; it is an error for an interrupt to occur when there is no interrupt handler registered to process it. Therefore, interrupt sources should not be enabled before a handler has been registered, and interrupt sources should be disabled before a handler is unregistered. Interrupt handlers are managed with Interrupt\_registerInterrupt() and Interrupt unregisterInterrupt().

Each interrupt source can be individually enabled and disabled via Interrupt\_enableInterrupt() and Interrupt\_disableInterrupt(). The processor interrupt can be enabled and disabled via Interrupt\_enableMaster() and Interrupt\_disableMaster(); this does not affect the individual interrupt enable states. Masking of the processor interrupt can be used as a simple critical section (only an NMI can interrupt the processor while the processor interrupt is disabled), although masking the processor interrupt can have adverse effects on the interrupt response time.

The priority of each interrupt source can be set and examined via Interrupt\_setPriority() and Interrupt\_getPriority(). The priority assignments are defined by the hardware; the upper N bits of the 8-bit priority are examined to determine the priority of an interrupt (for the MSP432 family, N is 3). This protocol allows priorities to be defined without knowledge of the exact number of supported priorities; moving to a device with more or fewer priority bits is made easier as the interrupt source continues to have a similar level of priority. Smaller priority numbers correspond to higher interrupt priority, so 0 is the highest priority.

# 12.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the Interrupt module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure interrupt priorities. For a set of more detailed code examples, please refer to the code examples in the examples/ directory of the MSPWare release:

```
/* Configuring interrupt priorities */
MAP_Interrupt_setPriority(INT_EUSCIBO, 0x20);
MAP_Interrupt_setPriority(INT_EUSCIAO, 0x40);
```

## 12.4 Definitions

## **Functions**

- void Interrupt\_disableInterrupt (uint32\_t interruptNumber)
- bool Interrupt\_disableMaster (void)
- void Interrupt disableSleepOnIsrExit (void)
- void Interrupt enableInterrupt (uint32 t interruptNumber)
- bool Interrupt\_enableMaster (void)
- void Interrupt\_enableSleepOnIsrExit (void)
- uint8\_t Interrupt\_getPriority (uint32\_t interruptNumber)
- uint32\_t Interrupt\_getPriorityGrouping (void)
- uint8\_t Interrupt\_getPriorityMask (void)
- uint32\_t Interrupt\_getVectorTableAddress (void)
- bool Interrupt isEnabled (uint32 t interruptNumber)
- void Interrupt pendInterrupt (uint32 t interruptNumber)
- void Interrupt\_registerInterrupt (uint32\_t interruptNumber, void(\*intHandler)(void))
- void Interrupt\_setPriority (uint32\_t interruptNumber, uint8\_t priority)
- void Interrupt\_setPriorityGrouping (uint32\_t bits)
- void Interrupt setPriorityMask (uint8 t priorityMask)
- void Interrupt\_setVectorTableAddress (uint32\_t addr)
- void Interrupt unpendInterrupt (uint32 t interruptNumber)
- void Interrupt\_unregisterInterrupt (uint32\_t interruptNumber)

## 12.4.1 Detailed Description

The code for this module is contained in driverlib/interrupt.c, with driverlib/interrupt.h containing the API declarations for use by applications.

## 12.4.2 Function Documentation

## 12.4.2.1 void Interrupt disableInterrupt ( uint32 t interruptNumber )

Disables an interrupt.

**Parameters** 

interruptNumber | specifies the interrupt to be disabled.

The specified interrupt is disabled in the interrupt controller. Other enables for the interrupt (such as at the peripheral level) are unaffected by this function.

See Interrupt enableInterrupt for details about the interrupt parameter

#### Returns

None.

Referenced by ADC14\_unregisterInterrupt(), AES256\_unregisterInterrupt(), COMP\_E\_unregisterInterrupt(), CS\_unregisterInterrupt(), DMA\_unregisterInterrupt(), FlashCtl\_unregisterInterrupt(), GPIO\_unregisterInterrupt(), I2C\_unregisterInterrupt(), MPU\_disableInterrupt(), PCM\_unregisterInterrupt(), PSS\_unregisterInterrupt(), RTC\_C\_unregisterInterrupt(), SPI\_unregisterInterrupt(), Timer32\_unregisterInterrupt(), Timer A\_unregisterInterrupt(), UART\_unregisterInterrupt(), and WDT\_A\_unregisterInterrupt().

## 12.4.2.2 bool Interrupt disableMaster (void)

Disables the processor interrupt.

This function prevents the processor from receiving interrupts. This function does not affect the set of interrupts enabled in the interrupt controller; it just gates the single interrupt from the controller to the processor.

#### Returns

Returns **true** if interrupts were already disabled when the function was called or **false** if they were initially enabled.

Referenced by FlashCtl\_eraseSector(), FlashCtl\_performMassErase(), FlashCtl\_programMemory(), FlashCtl\_verifyMemory(), PCM\_gotoLPM0InterruptSafe(), PCM\_gotoLPM3InterruptSafe(), and PCM\_gotoLPM4InterruptSafe().

#### 12.4.2.3 void Interrupt disableSleepOnlsrExit (void)

Disables the processor to sleep when exiting an ISR.

#### **Returns**

None

#### 12.4.2.4 void Interrupt enableInterrupt ( uint32 t interruptNumber )

Enables an interrupt.

### interruptNumber | specifies the interrupt to be enabled.

The specified interrupt is enabled in the interrupt controller. Other enables for the interrupt (such as at the peripheral level) are unaffected by this function.

Valid values will vary from part to part, so it is important to check the device specific datasheet, however for MSP432 101 the following values can be provided:

- **FAULT NMI**
- **FAULT HARD**
- **FAULT MPU**
- FAULT\_BUS
- **FAULT\_USAGE**
- FAULT\_SVCALL
- FAULT\_DEBUG
- FAULT\_PENDSV
- FAULT\_SYSTICK
- INT PSS
- INT CS
- INT PCM
- INT WDT A
- INT FPU
- INT FLCTL
- INT COMP0
- INT COMP1
- INT TA0 0
- INT TAO N
- INT\_TA1\_0
- INT\_TA1\_N
- INT\_TA2\_0
- INT\_TA2\_N
- INT\_TA3\_0
- INT TA3 N
- INT EUSCIA0
- INT EUSCIA1
- INT\_EUSCIA2
- INT\_EUSCIA3
- INT\_EUSCIB0
- INT\_EUSCIB1
- INT\_EUSCIB2
- INT\_EUSCIB3
- INT\_ADC14

- INT T32 INT1
- INT T32 INT2
- INT T32 INTC
- INT AES
- INT RTCC
- INT DMA ERR
- INT DMA INT3
- INT\_DMA\_INT2
- INT\_DMA\_INT1
- INT DMA INTO
- INT PORT1
- INT PORT2
- INT PORT3
- INT PORT4
- INT PORT5
- INT\_PORT6

#### **Returns**

None.

Referenced by ADC14\_registerInterrupt(), AES256\_registerInterrupt(), COMP\_E\_registerInterrupt(), CS\_registerInterrupt(), DMA\_registerInterrupt(), FlashCtl\_registerInterrupt(), GPIO\_registerInterrupt(), I2C\_registerInterrupt(), MPU\_enableInterrupt(), PCM\_registerInterrupt(), PSS\_registerInterrupt(), RTC\_C\_registerInterrupt(), SPI\_registerInterrupt(), Timer32\_registerInterrupt(), Timer\_A\_registerInterrupt(), UART\_registerInterrupt(), and WDT\_A\_registerInterrupt().

## 12.4.2.5 bool Interrupt enableMaster (void)

Enables the processor interrupt.

This function allows the processor to respond to interrupts. This function does not affect the set of interrupts enabled in the interrupt controller; it just gates the single interrupt from the controller to the processor.

#### **Returns**

Returns **true** if interrupts were disabled when the function was called or **false** if they were initially enabled.

Referenced by FlashCtl\_eraseSector(), FlashCtl\_performMassErase(), FlashCtl\_programMemory(), FlashCtl\_verifyMemory(), PCM\_gotoLPM0InterruptSafe(), PCM\_gotoLPM3InterruptSafe(), and PCM\_gotoLPM4InterruptSafe().

## 12.4.2.6 void Interrupt enableSleepOnIsrExit (void)

Enables the processor to sleep when exiting an ISR. For low power operation, this is ideal as power cycles are not wasted with the processing required for waking up from an ISR and going back to sleep.

#### Returns

None

## 12.4.2.7 uint8 t Interrupt getPriority ( uint32 t interruptNumber )

Gets the priority of an interrupt.

**Parameters** 

*interruptNumber* | specifies the interrupt in question.

This function gets the priority of an interrupt. See <a href="Interrupt\_setPriority">Interrupt\_setPriority</a>() for a definition of the priority value.

See Interrupt\_enableInterrupt for details about the interrupt parameter

#### Returns

Returns the interrupt priority, or -1 if an invalid interrupt was specified.

## 12.4.2.8 uint32\_t Interrupt\_getPriorityGrouping ( void )

Gets the priority grouping of the interrupt controller.

This function returns the split between preemptable priority levels and sub-priority levels in the interrupt priority specification.

#### Returns

The number of bits of preemptable priority.

## 12.4.2.9 uint8 t Interrupt getPriorityMask (void)

Gets the priority masking level

This function gets the current setting of the interrupt priority masking level. The value returned is the priority level such that all interrupts of that and lesser priority are masked. A value of 0 means that priority masking is disabled.

Smaller numbers correspond to higher interrupt priorities. So for example a priority level mask of 4 allows interrupts of priority level 0-3, and interrupts with a numerical priority of 4 and greater are blocked.

The hardware priority mechanism only looks at the upper N bits of the priority level (where N is 3 for the MSP432 family), so any prioritization must be performed in those bits.

#### Returns

Returns the value of the interrupt priority level mask.

## 12.4.2.10 uint32\_t Interrupt\_getVectorTableAddress ( void )

Returns the address of the interrupt vector table.

#### Returns

Address of the vector table.

## 12.4.2.11 bool Interrupt is Enabled ( uint 32 t interrupt Number )

Returns if a peripheral interrupt is enabled.

**Parameters** 

interruptNumber | specifies the interrupt to check.

This function checks if the specified interrupt is enabled in the interrupt controller.

See Interrupt\_enableInterrupt for details about the interrupt parameter

#### Returns

A non-zero value if the interrupt is enabled.

## 12.4.2.12 void Interrupt pendInterrupt ( uint32 t interruptNumber )

Pends an interrupt.

**Parameters** 

interruptNumber | specifies the interrupt to be pended.

The specified interrupt is pended in the interrupt controller. Pending an interrupt causes the interrupt controller to execute the corresponding interrupt handler at the next available time, based on the current interrupt state priorities. For example, if called by a higher priority interrupt handler, the specified interrupt handler is not called until after the current interrupt handler has completed execution. The interrupt must have been enabled for it to be called.

See Interrupt enableInterrupt for details about the interrupt parameter

#### Returns

None.

# 12.4.2.13 void Interrupt\_registerInterrupt ( uint32\_t *interruptNumber*, void(\*)(void) *intHandler* )

Registers a function to be called when an interrupt occurs.

**Parameters** 

interruptNumber	specifies the interrupt in question.
intHandler	is a pointer to the function to be called.

#### Note

The use of this function (directly or indirectly via a peripheral driver interrupt register function) moves the interrupt vector table from flash to SRAM. Therefore, care must be taken when linking the application to ensure that the SRAM vector table is located at the beginning of SRAM; otherwise the NVIC does not look in the correct portion of memory for the vector table (it requires the vector table be on a 1 kB memory alignment). Normally, the SRAM vector table is so placed via the use of linker scripts. See the discussion of compile-time versus run-time interrupt handler registration in the introduction to this chapter. This function is only used if the customer wants to specify the interrupt handler at run time. In most cases, this is done through means of the user setting the ISR function pointer in the startup file. Refer Refer to the Module Operation section for more details.

See Interrupt enableInterrupt for details about the interrupt parameter

#### Returns

None.

Referenced by ADC14\_registerInterrupt(), AES256\_registerInterrupt(), COMP\_E\_registerInterrupt(), CS\_registerInterrupt(), DMA\_registerInterrupt(), FlashCtl\_registerInterrupt(), GPIO\_registerInterrupt(), I2C\_registerInterrupt(), MPU\_registerInterrupt(), PCM\_registerInterrupt(), PSS\_registerInterrupt(), RTC\_C\_registerInterrupt(), SPI\_registerInterrupt(), SysTick\_registerInterrupt(), Timer32\_registerInterrupt(), Timer\_A\_registerInterrupt(), UART\_registerInterrupt(), and WDT\_A\_registerInterrupt().

## 12.4.2.14 void Interrupt\_setPriority ( uint32\_t interruptNumber, uint8\_t priority )

Sets the priority of an interrupt.

#### **Parameters**

ſ	interruptNumber	specifies the interrupt in question.
ſ	priority	specifies the priority of the interrupt.

This function is used to set the priority of an interrupt. When multiple interrupts are asserted simultaneously, the ones with the highest priority are processed before the lower priority interrupts. Smaller numbers correspond to higher interrupt priorities; priority 0 is the highest interrupt priority.

The hardware priority mechanism only looks at the upper N bits of the priority level (where N is 3 for the MSP432 family), so any prioritization must be performed in those bits. The remaining bits can be used to sub-prioritize the interrupt sources, and may be used by the hardware priority mechanism on a future part. This arrangement allows priorities to migrate to different NVIC implementations without changing the gross prioritization of the interrupts.

See Interrupt\_enableInterrupt for details about the interrupt parameter

#### Returns

None.

# 12.4.2.15 void Interrupt\_setPriorityGrouping ( uint32\_t bits )

Sets the priority grouping of the interrupt controller.

bits | specifies the number of bits of preemptable priority.

This function specifies the split between preemptable priority levels and sub-priority levels in the interrupt priority specification. The range of the grouping values are dependent upon the hardware implementation; on the MSP432 family, three bits are available for hardware interrupt prioritization and therefore priority grouping values of three through seven have the same effect.

#### Returns

None.

## 12.4.2.16 void Interrupt setPriorityMask ( uint8 t priorityMask )

Sets the priority masking level

#### **Parameters**

priorityMask is the priority level that is masked.

This function sets the interrupt priority masking level so that all interrupts at the specified or lesser priority level are masked. Masking interrupts can be used to globally disable a set of interrupts with priority below a predetermined threshold. A value of 0 disables priority masking.

Smaller numbers correspond to higher interrupt priorities. So for example a priority level mask of 4 allows interrupts of priority level 0-3, and interrupts with a numerical priority of 4 and greater are blocked.

The hardware priority mechanism only looks at the upper N bits of the priority level (where N is 3 for the MSP432 family), so any prioritization must be performed in those bits.

#### Returns

None.

## 12.4.2.17 void Interrupt setVectorTableAddress ( uint32 t addr )

Sets the address of the vector table. This function is for advanced users who might want to switch between multiple instances of vector tables (perhaps between flash/ram).

#### **Parameters**

addr is the new address of the vector table.

#### **Returns**

None.

#### 12.4.2.18 void Interrupt unpendInterrupt ( uint32 t interruptNumber )

Un-pends an interrupt.

*interruptNumber* | specifies the interrupt to be un-pended.

The specified interrupt is un-pended in the interrupt controller. This will cause any previously generated interrupts that have not been handled yet (due to higher priority interrupts or the interrupt no having been enabled yet) to be discarded.

See Interrupt enableInterrupt for details about the interrupt parameter

#### Returns

None.

#### 12.4.2.19 void Interrupt unregisterInterrupt ( uint32 t interruptNumber )

Unregisters the function to be called when an interrupt occurs.

#### **Parameters**

*interruptNumber* | specifies the interrupt in question.

This function is used to indicate that no handler should be called when the given interrupt is asserted to the processor. The interrupt source is automatically disabled (via Interrupt\_disableInterrupt()) if necessary.

#### See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

See Interrupt enableInterrupt for details about the interrupt parameter

#### Returns

None.

Referenced by ADC14\_unregisterInterrupt(), AES256\_unregisterInterrupt(), COMP\_E\_unregisterInterrupt(), CS\_unregisterInterrupt(), DMA\_unregisterInterrupt(), FlashCtl\_unregisterInterrupt(), GPIO\_unregisterInterrupt(), I2C\_unregisterInterrupt(), MPU\_unregisterInterrupt(), PCM\_unregisterInterrupt(), PSS\_unregisterInterrupt(), RTC\_C\_unregisterInterrupt(), SPI\_unregisterInterrupt(), SysTick\_unregisterInterrupt(), Timer32\_unregisterInterrupt(), Timer\_A\_unregisterInterrupt(), UART\_unregisterInterrupt(), and WDT\_A\_unregisterInterrupt().

# 13 Memory Protection Unit (MPU)

Module Operation	208
Basic Operation Modes	208
Repeat Modes	209
Definitions	210

# 13.1 Module Operation

The Memory Protection Unit (MPU) API provides functions to configure the MPU. The MPU is tightly coupled to the Cortex-M processor core and provides a means to establish access permissions on regions of memory.

Up to eight memory regions can be defined. Each region has a base address and a size. The size is specified as a power of 2 between 32 bytes and 4 GB, inclusive. The region's base address must be aligned to the size of the region. Each region also has access permissions. Code execution can be allowed or disallowed for a region. A region can be configured for read-only access, read/write access, or no access for both privileged and user modes. Access permissions can be used to create an environment where only kernel or system code can access certain hardware registers or sections of code.

The MPU creates 8 sub-regions within each region. Any sub-region or combination of sub-regions can be disabled, allowing creation of "holes" or complex overlaying regions with different permissions. The sub-regions can also be used to create an unaligned beginning or ending of a region by disabling one or more of the leading or trailing sub-regions.

Once the regions are defined and the MPU is enabled, any access violation of a region causes a memory management fault, and the fault handler is acted.

# 13.2 Module Operation

The MPU APIs provide a means to enable and configure the MPU and memory protection regions.

Generally, the memory protection regions should be defined before enabling the MPU. The regions can be configured by calling MPU setRegion() once for each region to be configured.

A region that is defined by MPU\_setRegion() can be initially enabled or disabled. If the region is not initially enabled, it can be enabled later by calling MPU\_enableRegion(). An enabled region can be disabled by calling MPU\_disableRegion(). When a region is disabled, its configuration is preserved as long as it is not overwritten. In this case, it can be enabled again with MPU\_enableRegion() without the need to reconfigure the region.

Care must be taken when setting up a protection region using MPU\_setRegion(). The function writes to multiple registers and is not protected from interrupts. Therefore, it is possible that an interrupt which accesses a region may occur while that region is in the process of being changed. The safest way to protect against this is to make sure that a region is always disabled before making any changes. Otherwise, it is up to the caller to ensure that MPU\_setRegion() is always called from within code that cannot be interrupted, or from code that is not be affected if an interrupt occurs while the region attributes are being changed.

The attributes of a region that have already been programmed can be retrieved and saved using

the MPU\_getRegionCount() function. This function is intended to save the attributes in a format that can be used later to reload the region using the MPU\_setRegion() function. Note that the enable state of the region is saved with the attributes and takes effect when the region is reloaded.

When one or more regions are defined, the MPU can be enabled by calling MPU\_enableModule(). This function turns on the MPU and also defines the behavior in privileged mode and in the Hard Fault and NMI fault handlers. The MPU can be configured so that when in privileged mode and no regions are enabled, a default memory map is applied. If this feature is not enabled, then a memory management fault is generated if the MPU is enabled and no regions are configured and enabled. The MPU can also be set to use a default memory map when in the Hard Fault or NMI handlers, instead of using the configured regions. All of these features are selected when calling MPU\_enableModule(). When the MPU is enabled, it can be disabled by calling MPU disableModule().

Finally, if the application is using run-time interrupt registration (see Interrupt\_registerInterrupt()), then the function MPU\_registerInterrupt() can be used to install the fault handler which is called whenever a memory protection violation occurs. This function also enables the fault handler. If compile-time interrupt registration is used, then the Interrupt\_enableInterrupt() function with the parameter FAULT\_MPU must be used to enable the memory management fault handler. When the memory management fault handler has been installed with MPU\_disableModule(), it can be removed by calling MPU\_unregisterInterrupt().

# 13.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the MPU module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the MPU module to define a new memory region and set it as read only:

## 13.4 Definitions

## **Functions**

- void MPU\_disableInterrupt (void)
- void MPU\_disableModule (void)
- void MPU\_disableRegion (uint32\_t region)
- void MPU enableInterrupt (void)
- void MPU\_enableModule (uint32\_t mpuConfig)
- void MPU\_enableRegion (uint32\_t region)
- void MPU\_getRegion (uint32\_t region, uint32\_t \*addr, uint32\_t \*pflags)
- uint32\_t MPU\_getRegionCount (void)
- void MPU registerInterrupt (void(\*intHandler)(void))
- void MPU\_setRegion (uint32\_t region, uint32\_t addr, uint32\_t flags)
- void MPU unregisterInterrupt (void)

## 13.4.1 Detailed Description

The code for this module is contained in driverlib/mpu.c, with driverlib/mpu.h containing the API declarations for use by applications.

## 13.4.2 Function Documentation

## 13.4.2.1 void MPU\_disableInterrupt ( void )

Disables the interrupt for the memory management fault.

#### Returns

None.

References Interrupt\_disableInterrupt().

## 13.4.2.2 void MPU disableModule (void)

Disables the MPU for use.

This function disables the Cortex-M memory protection unit. When the MPU is disabled, the default memory map is used and memory management faults are not generated.

#### Returns

None.

#### 13.4.2.3 void MPU disableRegion ( uint32 t region )

Disables a specific region.

**Parameters** 

region is the region number to disable. Valid values are between 0 and 7 inclusively.

This function is used to disable a previously enabled memory protection region. The region remains configured if it is not overwritten with another call to MPU\_setRegion(), and can be enabled again by calling MPU\_enableRegion().

#### Returns

None.

## 13.4.2.4 void MPU enableInterrupt (void)

Enables the interrupt for the memory management fault.

#### **Returns**

None.

References Interrupt\_enableInterrupt().

#### 13.4.2.5 void MPU enableModule ( uint32 t mpuConfig )

Enables and configures the MPU for use.

*mpuConfig* is the logical OR of the possible configurations.

This function enables the Cortex-M memory protection unit. It also configures the default behavior when in privileged mode and while handling a hard fault or NMI. Prior to enabling the MPU, at least one region must be set by calling MPU\_setRegion() or else by enabling the default region for privileged mode by passing the MPU\_CONFIG\_PRIV\_DEFAULT flag to MPU\_enableModule(). Once the MPU is enabled, a memory management fault is generated for memory access violations.

The *mpuConfig* parameter should be the logical OR of any of the following:

- MPU\_CONFIG\_PRIV\_DEFAULT enables the default memory map when in privileged mode and when no other regions are defined. If this option is not enabled, then there must be at least one valid region already defined when the MPU is enabled.
- MPU\_CONFIG\_HARDFLT\_NMI enables the MPU while in a hard fault or NMI exception handler. If this option is not enabled, then the MPU is disabled while in one of these exception handlers and the default memory map is applied.
- MPU\_CONFIG\_NONE chooses none of the above options. In this case, no default memory map is provided in privileged mode, and the MPU is not enabled in the fault handlers.

#### Returns

None.

## 13.4.2.6 void MPU enableRegion ( uint32 t region )

Enables a specific region.

#### **Parameters**

region	is the region number to enable.	Valid values are between 0 and 7 inclusively.

This function is used to enable a memory protection region. The region should already be configured with the MPU\_setRegion() function. Once enabled, the memory protection rules of the region are applied and access violations cause a memory management fault.

#### Returns

None.

## 13.4.2.7 void MPU\_getRegion ( uint32\_t region, uint32\_t \* addr, uint32\_t \* pflags )

Gets the current settings for a specific region.

#### **Parameters**

region	is the region number to get. Valid values are between 0 and 7 inclusively.
addr	points to storage for the base address of the region.

*pflags* points to the attribute flags for the region.

This function retrieves the configuration of a specific region. The meanings and format of the parameters is the same as that of the MPU\_setRegion() function.

This function can be used to save the configuration of a region for later use with the MPU setRegion() function. The region's enable state is preserved in the attributes that are saved.

### Returns

None.

# 13.4.2.8 uint32\_t MPU\_getRegionCount ( void )

Gets the count of regions supported by the MPU.

This function is used to get the total number of regions that are supported by the MPU, including regions that are already programmed.

#### **Returns**

The number of memory protection regions that are available for programming using MPU setRegion().

# 13.4.2.9 void MPU registerInterrupt (void(\*)(void) intHandler)

Registers an interrupt handler for the memory management fault.

**Parameters** 

intHandler is a pointer to the function to be called when the memory management fault occurs.

This function sets and enables the handler to be called when the MPU generates a memory management fault due to a protection region access violation.

### See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

### Returns

None.

References Interrupt\_registerInterrupt().

# 13.4.2.10 void MPU setRegion ( uint32 t region, uint32 t addr, uint32 t flags )

Sets up the access rules for a specific region.

**Parameters** 

region is the region number to set up.

addr	is the base address of the region. It must be aligned according to the size of the region
	specified in flags.
flags	is a set of flags to define the attributes of the region.

This function sets up the protection rules for a region. The region has a base address and a set of attributes including the size. The base address parameter, *addr*, must be aligned according to the size, and the size must be a power of 2.

#### **Parameters**

region	is the region number to set. Valid values are between 0 and 7 inclusively.	

The *flags* parameter is the logical OR of all of the attributes of the region. It is a combination of choices for region size, execute permission, read/write permissions, disabled sub-regions, and a flag to determine if the region is enabled.

The size flag determines the size of a region and must be one of the following:

- MPU RGN SIZE 32B
- MPU RGN SIZE 64B
- MPU RGN SIZE 128B
- MPU\_RGN\_SIZE\_256B
- MPU\_RGN\_SIZE\_512B
- MPU RGN SIZE 1K
- MPU RGN SIZE 2K
- MPU\_RGN\_SIZE\_4K
- MPU\_RGN\_SIZE\_8K
- MPU RGN SIZE 16K
- MPU RGN SIZE 32K
- MPU\_RGN\_SIZE\_64K
- MPU\_RGN\_SIZE\_128K
- MPU\_RGN\_SIZE\_256K
- MPU\_RGN\_SIZE\_512K
- MPU\_RGN\_SIZE\_1M
- MPU\_RGN\_SIZE\_2M
- MPU RGN SIZE 4M
- MPU\_RGN\_SIZE\_8M
- MPU\_RGN\_SIZE\_16M
- MPU\_RGN\_SIZE\_32M
- MPU RGN SIZE 64M
- MPU\_RGN\_SIZE\_128M
- MPU\_RGN\_SIZE\_256M
- MPU\_RGN\_SIZE\_512M
- MPU RGN SIZE 1G
- MPU RGN SIZE 2G
- MPU RGN SIZE 4G

The execute permission flag must be one of the following:

- MPU RGN PERM EXEC enables the region for execution of code
- MPU\_RGN\_PERM\_NOEXEC disables the region for execution of code

The read/write access permissions are applied separately for the privileged and user modes. The read/write access flags must be one of the following:

- MPU\_RGN\_PERM\_PRV\_NO\_USR\_NO no access in privileged or user mode
- MPU\_RGN\_PERM\_PRV\_RW\_USR\_NO privileged read/write, user no access
- MPU\_RGN\_PERM\_PRV\_RW\_USR\_RO privileged read/write, user read-only
- MPU RGN PERM PRV RW USR RW privileged read/write, user read/write
- MPU\_RGN\_PERM\_PRV\_RO\_USR\_NO privileged read-only, user no access
- MPU\_RGN\_PERM\_PRV\_RO\_USR\_RO privileged read-only, user read-only

The region is automatically divided into 8 equally-sized sub-regions by the MPU. Sub-regions can only be used in regions of size 256 bytes or larger. Any of these 8 sub-regions can be disabled, allowing for creation of "holes" in a region which can be left open, or overlaid by another region with different attributes. Any of the 8 sub-regions can be disabled with a logical OR of any of the following flags:

- MPU SUB RGN DISABLE 0
- MPU SUB RGN DISABLE 1
- MPU\_SUB\_RGN\_DISABLE\_2
- MPU SUB RGN DISABLE 3
- MPU SUB RGN DISABLE 4
- MPU\_SUB\_RGN\_DISABLE\_5
- MPU SUB RGN DISABLE 6
- MPU\_SUB\_RGN\_DISABLE\_7

Finally, the region can be initially enabled or disabled with one of the following flags:

- **MPU RGN ENABLE**
- **MPU RGN DISABLE**

As an example, to set a region with the following attributes: size of 32 KB, execution enabled, read-only for both privileged and user, one sub-region disabled, and initially enabled; the *flags* parameter would have the following value:

```
(MPU_RGN_SIZE_32K | MPU_RGN_PERM_EXEC | MPU_RGN_PERM_PRV_RO_USR_RO | MPU SUB RGN DISABLE 2 | MPU RGN ENABLE)
```

### Note

This function writes to multiple registers and is not protected from interrupts. It is possible that an interrupt which accesses a region may occur while that region is in the process of being changed. The safest way to handle this is to disable a region before changing it. Refer to the discussion of this in the API Detailed Description section.

### Returns

None.

# 13.4.2.11 void MPU\_unregisterInterrupt ( void )

Unregisters an interrupt handler for the memory management fault.

This function disables and clears the handler to be called when a memory management fault occurs.

### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

### **Returns**

None.

References Interrupt\_unregisterInterrupt().

# 14 Power Control Module (PCM)

Module Operation	217
Switching States	217
Switching Modes/Levels	217
Low Power Mode and State Retention	
Enabling/Disabling Rude Mode	218
Programming Example	
Definitions	

# 14.1 Module Operation

The Power Control Manager (PCM) module for DriverLib is meant to simplify the management of power states and provide a level of intelligence to users for switching between power states.

# 14.2 Switching States

One of the most useful features of the PCM module is the ability for the user to switch between power states without having to worry about the logic requirements of the state transitions. By using the PCM\_setPowerState function, DriverLib will take in a parameter for the power state and automatically handle all of the state transitions. Say that the user wants to switch to use the DCDC converter with a voltage level of VCORE1 (PCM\_AM\_DCDC\_VCORE1). Say that that same user is currently in the default mode of using the LDO with a voltage level of VCORE0 (PCM\_AM\_LDO\_VCORE0). Normally, the user would have to take into account that there is a state transition that must happen to PCM\_AM\_LDO\_VCORE1, however with the PCM\_setPowerState API the user does not need to worry about this. The call to change the power state in this example would be:

PCM\_setPowerState(PCM\_AM\_DCDC\_VCORE1);

# 14.3 Switching Modes/Levels

In addition to being able to switch between individual power states, the PCM DriverLib API module also gives the user the ability to switch between different power modes and levels. This gives the user a more granular approach to power management and allows for a more refined customization of the power driver.

For changing between power levels, the user will be able to switch back and forth between PCM\_VCORE0 and PCM\_VCORE1 using the PCM\_setCoreVoltageLevel function. While using this function it is important to note that the underlying power mode will be preserved. For example, if PCM\_setCoreVoltageLevel is called with the PCM\_VCORE1 parameter while the devices is in PCM\_AM\_LDO\_VCORE0 mode, the power state will be changed to PCM\_AM\_LDO\_VCORE1. If the same API is called with the same parameter in PCM\_AM\_DCDC\_VCORE0 mode, the power state will be changed to PCM\_AM\_DCDC\_VCORE1 mode.

The same preservation logic also applies while switching between power modes. If the PCM\_setPowerMode function is called with the **PCM\_DCDC\_MODE** parameter while the device is in **PCM\_AM\_LDO\_VCORE0** mode, the device will change to **PCM\_AM\_DCDC\_VCORE0** mode (leaving the voltage level unchanged).

# 14.4 Low Power Mode and State Retention

In addition to being able to manipulate individual states/modes/levels, APIs are also provided to simplify entry into the low power modes of MSP432.

### **Low Power Entry Functions:**

- PCM gotoLPM0
- PCM\_gotoLPM3
- PCM\_shutdownDevice

When using these low power modes entry functions, it is important to note that the original state of the device before low power mode entry is retained. After the devices wakes up from low power mode, the original power mode is restored. For example, say that the device is in PCM\_AM\_DCDC\_VCORE0 mode and then the user calls the PCM\_gotoLPM3 API. Since MSP432 devices are not allowed to go into LMP3 while in a DCDC power mode, the API will have the intelligence to first change into PCM\_AM\_LDO\_VCORE0 mode, and then go to LPM3. When the device wakes up, the API will automatically switch back to PCM\_AM\_DCDC\_VCORE0 mode. If the user wants to go into DSL in the previous example without the state preservation, the PCM\_setPowerState function should be used with the PCM\_LPM3 parameter.

# 14.5 Enabling/Disabling Rude Mode

If the user calls a low power entry function that disables a clock source while an active peripheral is accessing the clock source, by default MSP432 will not allow the transition. This can be enabled/disabled by using the PCM\_enableRudeMode and PCM\_disableRudeMode functions respectively. By using these functions, the user can set the device to "force" its way into the low power mode by forcibly halting any dependent clock resource.

# 14.6 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the PCM module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to change power levels with the PCM module. This is done in order to facilitate a higher frequency of 48Mhz. For a set of more detailed code examples, please refer to the code examples in the examples/ directory of the MSPWare release:

```
/* Re-enabling port pin interrupt */
MAP_GPIO_clearInterruptFlag(GPIO_PORT_P1, GPIO_PIN1);
MAP_Interrupt_enableInterrupt(INT_PORT1);
MAP_Interrupt_enableMaster();
/* Change to new power state */
MAP_PCM_setPowerState(powerStates[curPowerState]);
```

# 14.7 Definitions

# **Functions**

- void PCM\_clearInterruptFlag (uint32\_t flags)
- void PCM\_disableInterrupt (uint32\_t flags)
- void PCM disableRudeMode (void)
- void PCM enableInterrupt (uint32 t flags)
- void PCM enableRudeMode (void)
- uint8 t PCM getCoreVoltageLevel (void)
- uint32\_t PCM\_getEnabledInterruptStatus (void)
- uint32\_t PCM\_getInterruptStatus (void)
- uint8\_t PCM\_getPowerMode (void)
- uint8\_t PCM\_getPowerState (void)
- bool PCM gotoLPM0 (void)
- bool PCM gotoLPM0InterruptSafe (void)
- bool PCM\_gotoLPM3 (void)
- bool PCM gotoLPM3InterruptSafe (void)
- bool PCM\_gotoLPM4 (void)
- bool PCM gotoLPM4InterruptSafe (void)
- void PCM registerInterrupt (void(\*intHandler)(void))
- bool PCM\_setCoreVoltageLevel (uint\_fast8\_t voltageLevel)
- bool PCM\_setCoreVoltageLevelNonBlocking (uint\_fast8\_t voltageLevel)
   bool PCM\_setCoreVoltageLevelWithTimeout (uint\_fast8\_t voltageLevel, uint32\_t timeOut)
- bool PCM setPowerMode (uint\_fast8\_t powerMode)
- bool PCM setPowerModeNonBlocking (uint\_fast8\_t powerMode)
- bool PCM\_setPowerModeWithTimeout (uint\_fast8\_t powerMode, uint32\_t timeOut)
- bool PCM setPowerState (uint\_fast8\_t powerState)
- bool PCM setPowerStateNonBlocking (uint\_fast8\_t powerState)
- bool PCM setPowerStateWithTimeout (uint\_fast8\_t powerState, uint32\_t timeout)
- bool PCM\_shutdownDevice (uint32\_t shutdownMode)
- void PCM unregisterInterrupt (void)

# 14.7.1 Detailed Description

The code for this module is contained in driverlib/pcm.c, with driverlib/pcm.h containing the API declarations for use by applications.

# 14.7.2 Function Documentation

# 14.7.2.1 void PCM clearInterruptFlag ( uint32 t flags )

Clears power system interrupt sources.

The specified power system interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep it from being called again immediately upon exit.

### Note

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

### **Parameters**

flags	is a bit mask of the interrupt sources to be cleared. Must be a logical OR of
	■ PCM_DCDCERROR,
	■ PCM_AM_INVALIDTRANSITION,
	■ PCM_SM_INVALIDCLOCK,
	■ PCM_SM_INVALIDTRANSITION

### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

### Returns

None.

# 14.7.2.2 void PCM disableInterrupt ( uint32 t flags )

Disables individual power control interrupt sources.

### **Parameters**

flags	is a bit mask of the interrupt sources to be enabled. Must be a logical OR of:
nago	·
	■ PCM_DCDCERROR,
	■ PCM_AM_INVALIDTRANSITION,
	■ PCM_SM_INVALIDCLOCK,
	■ PCM SM INVALIDTRANSITION

This function disables the indicated power control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

### Returns

None.

# 14.7.2.3 void PCM disableRudeMode (void)

Disables "rude mode" entry into LPM3 and shutdown modes. With this mode disabled, an entry into shutdown or LPM3 will wait for any active clock requests to free up before going into LPM3 or shutdown.

### Returns

None

# 14.7.2.4 void PCM enableInterrupt ( uint32 t flags )

Enables individual power control interrupt sources.

### **Parameters**

flags	is a bit mask of the interrupt sources to be enabled. Must be a logical OR of:
	■ PCM_DCDCERROR,
	■ PCM_AM_INVALIDTRANSITION,
	■ PCM_SM_INVALIDCLOCK,
	■ PCM_SM_INVALIDTRANSITION

This function enables the indicated power control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

### **Note**

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

### Returns

None.

# 14.7.2.5 void PCM\_enableRudeMode ( void )

Enables "rude mode" entry into LPM3 and shutdown modes. With this mode enabled, an entry into shutdown or LPM3 will occur even if there are clock systems active. The system will forcibly turn off all clock/systems when going into these modes.

### Returns

None

# 14.7.2.6 uint8 t PCM getCoreVoltageLevel ( void )

Returns the current powers state of the system see the PCM\_setCoreVoltageLevel function for specific information about the modes.

### Returns

The current voltage of the system

Possible return values include:

- **PCM VCORE0**
- **PCM VCORE1**
- **PCM VCORELPM3**

References PCM\_getPowerState().

# 14.7.2.7 uint32\_t PCM\_getEnabledInterruptStatus (void)

Gets the current interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

### Returns

The current interrupt status, enumerated as a bit field of:

- PCM\_DCDCERROR,
- PCM AM INVALIDTRANSITION,
- PCM\_SM\_INVALIDCLOCK,
- **PCM SM INVALIDTRANSITION**

#### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

References PCM getInterruptStatus().

# 14.7.2.8 uint32 t PCM getInterruptStatus (void)

Gets the current interrupt status.

### Returns

The current interrupt status, enumerated as a bit field of:

- PCM DCDCERROR,
- PCM AM INVALIDTRANSITION,
- PCM SM INVALIDCLOCK,
- **PCM SM INVALIDTRANSITION**

### Note

The interrupt sources vary based on the part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

Referenced by PCM\_getEnabledInterruptStatus().

# 14.7.2.9 uint8 t PCM getPowerMode ( void )

Returns the current powers state of the system see the **PCM\_setPowerState** function for specific information about the modes.

### **Returns**

The current power mode of the system

References PCM getPowerState().

Referenced by PCM\_gotoLPM3().

# 14.7.2.10 uint8 t PCM getPowerState (void)

Returns the current powers state of the system see the PCMChangePowerState function for specific information about the states.

Refer to PCM setPowerState for possible return values.

#### Returns

The current power state of the system

Referenced by PCM\_getCoreVoltageLevel(), PCM\_getPowerMode(), and PCM\_gotoLPM3().

# 14.7.2.11 bool PCM gotoLPM0 (void)

Transitions the device into LPM0.

Refer to the device specific data sheet for specifics about low power modes.

### Returns

false if sleep state cannot be entered, true otherwise.

Referenced by PCM\_gotoLPM0InterruptSafe().

# 14.7.2.12 bool PCM gotoLPM0InterruptSafe (void)

Transitions the device into LPM0 while maintaining a safe interrupt handling mentality. This function is meant to be used in situations where the user wants to go to sleep, however does not want to go to "miss" any interrupts due to the fact that going to LPM0 is not an atomic operation. This function will modify the PRIMASK and on exit of the program the master interrupts will be disabled.

Refer to the device specific data sheet for specifics about low power modes.

#### Returns

false if sleep state cannot be entered, true otherwise.

References Interrupt disableMaster(), Interrupt enableMaster(), and PCM gotoLPM0().

# 14.7.2.13 bool PCM gotoLPM3 (void)

Transitions the device into LPM3

Refer to the device specific data sheet for specifics about low power modes. Note that since LPM3 cannot be entered from a DCDC power modes, the power mode is first switched to LDO operation (if in DCDC mode), the deep sleep is entered, and the DCDC mode is restored on wake up.

### Returns

false if sleep state cannot be entered, true otherwise.

References PCM\_getPowerMode(), PCM\_getPowerState(), PCM\_setPowerMode(), and PCM\_setPowerState().

Referenced by PCM\_gotoLPM3InterruptSafe(), and PCM\_gotoLPM4().

### 14.7.2.14 bool PCM gotoLPM3InterruptSafe (void)

Transitions the device into LPM3 while maintaining a safe interrupt handling mentality. This function is meant to be used in situations where the user wants to go to LPM3, however does not want to go to "miss" any interrupts due to the fact that going to LPM3 is not an atomic operation. This function will modify the PRIMASK and on exit of the program the master interrupts will be disabled.

Refer to the device specific data sheet for specifics about low power modes. Note that since LPM3 cannot be entered from a DCDC power modes, the power mode is first switched to LDO operation (if in DCDC mode), the deep sleep is entered, and the DCDC mode is restored on wake up.

### Returns

false if sleep state cannot be entered, true otherwise.

References Interrupt\_disableMaster(), Interrupt\_enableMaster(), and PCM\_gotoLPM3().

### 14.7.2.15 bool PCM\_gotoLPM4 (\_void\_)

Transitions the device into LPM4. LPM4 is the exact same with LPM3, just with RTC\_C and WDT\_A disabled. When waking up, RTC\_C and WDT\_A will remain disabled until reconfigured by the user.

### **Returns**

false if sleep state cannot be entered, true otherwise.

References PCM\_gotoLPM3(), RTC\_C\_holdClock(), and WDT\_A\_holdTimer().

Referenced by PCM gotoLPM4InterruptSafe().

# 14.7.2.16 bool PCM gotoLPM4InterruptSafe (void)

Transitions the device into LPM4 while maintaining a safe interrupt handling mentality. This function is meant to be used in situations where the user wants to go to LPM4, however does not want to go to "miss" any interrupts due to the fact that going to LPM4 is not an atomic operation.

This function will modify the PRIMASK and on exit of the program the master interrupts will be disabled.

Refer to the device specific data sheet for specifics about low power modes. Note that since LPM3 cannot be entered from a DCDC power modes, the power mode is first switched to LDO operation (if in DCDC mode), the deep sleep is entered, and the DCDC mode is restored on wake up.

#### Returns

false if sleep state cannot be entered, true otherwise.

References Interrupt\_disableMaster(), Interrupt\_enableMaster(), and PCM\_gotoLPM4().

# 14.7.2.17 void PCM registerInterrupt (void(\*)(void) intHandler)

Registers an interrupt handler for the power system interrupt.

#### **Parameters**

*intHandler* is a pointer to the function to be called when the power system interrupt occurs.

This function registers the handler to be called when a clock system interrupt occurs. This function enables the global interrupt in the interrupt controller; specific PCM interrupts must be enabled via PCM\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via PCM\_clearInterruptFlag.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

### Returns

None.

References Interrupt enableInterrupt(), and Interrupt registerInterrupt().

# 14.7.2.18 bool PCM\_setCoreVoltageLevel (\_uint\_fast8\_t voltageLevel\_)

Sets the core voltage level (Vcore). The function will take care of all power state transitions needed to shift between core voltage levels. Because transitions between voltage levels may require changes power modes, the power mode might temporarily be change. The power mode will be returned to the original state (with the new voltage level) at the end of a successful execution of this function.

Refer to the device specific data sheet for specifics about core voltage levels.

### **Parameters**

voltageLevel	The voltage level to be shifted to.
	■ PCM_VCORE0,
	■ PCM_VCORE1

#### Returns

true if voltage level set, false otherwise.

# 14.7.2.19 bool PCM\_setCoreVoltageLevelNonBlocking ( uint\_fast8\_t voltageLevel )

Sets the core voltage level (Vcore). This function is similar to PCM\_setCoreVoltageLevel, however there are no polling flags to ensure a state has changed. Execution is returned back to the calling program correctly. For MSP432, changing into different power modes/states require very specific logic. This function will initiate only one state transition and then return. It is up to the user to keep calling this function until the correct power state has been achieved.

Refer to the device specific data sheet for specifics about core voltage levels.

#### **Parameters**

voltageLevel	The voltage level to be shifted to.
	■ PCM_VCORE0,
	■ PCM_VCORE1

#### Returns

true if voltage level set, false otherwise.

# 14.7.2.20 bool PCM\_setCoreVoltageLevelWithTimeout ( uint\_fast8\_t *voltageLevel, uint32\_t timeOut* )

Sets the core voltage level (Vcore). This function will take care of all power state transitions needed to shift between core voltage levels. Because transitions between voltage levels may require changes power modes, the power mode might temporarily be change. The power mode will be returned to the original state (with the new voltage level) at the end of a successful execution of this function.

This function is similar to PCMSetCoreVoltageLevel, however a timeout mechanism is used.

Refer to the device specific data sheet for specifics about core voltage levels.

### **Parameters**

voltageLevel	The voltage level to be shifted to.  PCM_VCORE0, PCM_VCORE1
timeOut	Number of loop iterations to timeout when checking for power state transitions. This should be used for debugging initial power/hardware configurations. After a stable hardware base is established, the PCMSetCoreVoltageLevel function should be used

### Returns

true if voltage level set, false otherwise.

### 14.7.2.21 bool PCM\_setPowerMode (\_uint\_fast8\_t powerMode\_)

Switches between power modes. This function will take care of all power state transitions needed to shift between power modes. Note for changing to DCDC mode, specific hardware considerations are required.

Refer to the device specific data sheet for specifics about power modes.

### **Parameters**

powerMode	The voltage modes to be shifted to. Valid values are:
	■ PCM_LDO_MODE,
	■ PCM_DCDC_MODE,
	■ PCM_LF_MODE

### Returns

true if power mode is set, false otherwise.

Referenced by PCM gotoLPM3().

# 14.7.2.22 bool PCM\_setPowerModeNonBlocking ( uint\_fast8\_t powerMode )

Sets the core voltage level (Vcore). This function is similar to PCM\_setPowerMode, however there are no polling flags to ensure a state has changed. Execution is returned back to the calling program correctly. For MSP432, changing into different power modes/states require very specific logic. This function will initiate only one state transition and then return. It is up to the user to keep calling this function until the correct power state has been achieved.

Refer to the device specific data sheet for specifics about core voltage levels.

#### **Parameters**

powerMode	The voltage modes to be shifted to. Valid values are:
	■ PCM_LDO_MODE,
	■ PCM_DCDC_MODE,
	■ PCM_LF_MODE

### Returns

true if power mode change was initiated, false otherwise

# 14.7.2.23 bool PCM\_setPowerModeWithTimeout ( uint\_fast8\_t powerMode, uint32\_t timeOut )

Switches between power modes. This function will take care of all power state transitions needed to shift between power modes. Note for changing to DCDC mode, specific hardware considerations are required.

This function is similar to PCMSetPowerMode, however a timeout mechanism is used.

Refer to the device specific data sheet for specifics about power modes.

### **Parameters**

powerMode	The voltage modes to be shifted to. Valid values are:  PCM_LDO_MODE, PCM_DCDC_MODE, PCM_LF_MODE
timeOut	Number of loop iterations to timeout when checking for power state transitions. This should be used for debugging initial power/hardware configurations. After a stable hardware base is established, the PCMSetPowerMode function should be used

### **Returns**

true if power mode is set, false otherwise.

# 14.7.2.24 bool PCM\_setPowerState ( uint\_fast8\_t powerState )

Switches between power states. This is a convenience function that combines the functionality of PCM\_setPowerMode and PCM\_setCoreVoltageLevel as well as the LPM0/LPM3 functions.

Refer to the device specific data sheet for specifics about power states.

### **Parameters**

powerState	The voltage modes to be shifted to. Valid values are:
	■ PCM_AM_LDO_VCORE0, [Active Mode, LDO, VCORE0]
	■ PCM_AM_LDO_VCORE1, [Active Mode, LDO, VCORE1]
	■ PCM_AM_DCDC_VCORE0, [Active Mode, DCDC, VCORE0]
	■ PCM_AM_DCDC_VCORE1, [Active Mode, DCDC, VCORE1]
	■ PCM_AM_LF_VCORE0, [Active Mode, Low Frequency, VCORE0]
	■ PCM_AM_LF_VCORE1, [Active Mode, Low Frequency, VCORE1]
	■ PCM_LPM0_LDO_VCORE0, [LMP0, LDO, VCORE0]
	■ PCM_LPM0_LDO_VCORE1, [LMP0, LDO, VCORE1]
	■ PCM_LPM0_DCDC_VCORE0, [LMP0, DCDC, VCORE0]
	■ PCM_LPM0_DCDC_VCORE1, [LMP0, DCDC, VCORE1]
	■ PCM_LPM0_LF_VCORE0, [LMP0, Low Frequency, VCORE0]
	■ PCM_LPM0_LF_VCORE1, [LMP0, Low Frequency, VCORE1]
	■ <b>PCM_LPM3</b> , [LPM3]
	■ PCM_LPM35_VCORE0, [LPM3.5 VCORE 0]
	■ PCM_LPM4, [LPM4]
	■ PCM_LPM45, [LPM4.5]

### Returns

true if power state is set, false otherwise.

Referenced by PCM\_gotoLPM3().

# 14.7.2.25 bool PCM\_setPowerStateNonBlocking ( uint\_fast8\_t powerState )

Sets the power state of the part. This function is similar to PCM\_getPowerState, however there are no polling flags to ensure a state has changed. Execution is returned back to the calling program correctly. For MSP432, changing into different power modes/states require very specific logic. This function will initiate only one state transition and then return. It is up to the user to keep calling this function until the correct power state has been achieved.

Refer to the device specific data sheet for specifics about core voltage levels.

#### **Parameters**

powerState	The voltage modes to be shifted to. Valid values are:
	■ PCM_AM_LDO_VCORE0, [Active Mode, LDO, VCORE0]
	■ PCM_AM_LDO_VCORE1, [Active Mode, LDO, VCORE1]
	■ PCM_AM_DCDC_VCORE0, [Active Mode, DCDC, VCORE0]
	■ PCM_AM_DCDC_VCORE1, [Active Mode, DCDC, VCORE1]
	■ PCM_AM_LF_VCORE0, [Active Mode, Low Frequency, VCORE0]
	■ PCM_AM_LF_VCORE1, [Active Mode, Low Frequency, VCORE1]
	■ PCM_LPM0_LDO_VCORE0, [LMP0, LDO, VCORE0]
	■ PCM_LPM0_LDO_VCORE1, [LMP0, LDO, VCORE1]
	■ PCM_LPM0_DCDC_VCORE0, [LMP0, DCDC, VCORE0]
	■ PCM_LPM0_DCDC_VCORE1, [LMP0, DCDC, VCORE1]
	■ PCM_LPM0_LF_VCORE0, [LMP0, Low Frequency, VCORE0]
	■ PCM_LPM0_LF_VCORE1, [LMP0, Low Frequency, VCORE1]
	■ PCM_LPM3, [LPM3]
	■ PCM_LPM35_VCORE0, [LPM3.5 VCORE 0]
	■ PCM_LPM45, [LPM4.5]

### Returns

true if power state change was initiated, false otherwise

# 14.7.2.26 bool PCM\_setPowerStateWithTimeout ( uint\_fast8\_t powerState, uint32\_t timeout )

Switches between power states. This is a convenience function that combines the functionality of PCM\_setPowerMode and PCM\_setCoreVoltageLevel as well as the LPM modes.

This function is similar to PCM setPowerState, however a timeout mechanism is used.

Refer to the device specific data sheet for specifics about power states.

powerState	The voltage modes to be shifted to. Valid values are:
	■ PCM_AM_LDO_VCORE0, [Active Mode, LDO, VCORE0]
	■ PCM_AM_LDO_VCORE1, [Active Mode, LDO, VCORE1]
	■ PCM_AM_DCDC_VCORE0, [Active Mode, DCDC, VCORE0]
	■ PCM_AM_DCDC_VCORE1, [Active Mode, DCDC, VCORE1]
	■ PCM_AM_LF_VCORE0, [Active Mode, Low Frequency, VCORE0]
	■ PCM_AM_LF_VCORE1, [Active Mode, Low Frequency, VCORE1]
	■ PCM_LPM0_LDO_VCORE0, [LMP0, LDO, VCORE0]
	■ PCM_LPM0_LDO_VCORE1, [LMP0, LDO, VCORE1]
	■ PCM_LPM0_DCDC_VCORE0, [LMP0, DCDC, VCORE0]
	■ PCM_LPM0_DCDC_VCORE1, [LMP0, DCDC, VCORE1]
	■ PCM_LPM0_LF_VCORE0, [LMP0, Low Frequency, VCORE0]
	■ PCM_LPM0_LF_VCORE1, [LMP0, Low Frequency, VCORE1]
	■ <b>PCM_LPM3</b> , [LPM3]
	■ PCM_LPM35_VCORE0, [LPM3.5 VCORE 0]
	■ PCM_LPM4, [LPM4]
	■ PCM_LPM45, [LPM4.5]
timeout	Number of loop iterations to timeout when checking for power state transitions. This
limeout	should be used for debugging initial power/hardware configurations. After a stable hard-
	ware base is established, the PCMSetPowerMode function should be used

### **Returns**

true if power state is set, false otherwise. It is important to note that if a timeout occurs, false will be returned, however the power state at this point is not guaranteed to be the same as the state prior to the function call

# 14.7.2.27 bool PCM shutdownDevice ( uint32 t shutdownMode )

Transitions the device into LPM3.5/LPM4.5 mode.

Refer to the device specific data sheet for specifics about shutdown modes.

The following events will cause a wake up from LPM3.5 mode:

- Device reset
- External reset RST
- Enabled RTC, WDT, and wake-up I/O only interrupt events

The following events will cause a wake up from the LPM4.5 mode:

- Device reset
- External reset RST
- Wake-up I/O only interrupt events

### **Parameters**

shutdownMode	Specific mode to go to. Valid values are:				
	■ PCM_LPM35_VCORE0				
	■ PCM_LPM45				

### **Returns**

false if shutdown state cannot be entered, true otherwise.

# 14.7.2.28 void PCM\_unregisterInterrupt ( void )

Unregisters the interrupt handler for the power system.

This function unregisters the handler to be called when a power system interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 15 Port Mapper (PMAP)

Module Operation	235
Programming Example	235
Definitions	236

# 15.1 Module Operation

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port pins.

The port mapping controller features are:

- Configuration protected by write access key.
- Default mapping provided for each port pin (device-dependent, the device pinout in the device-specific data sheet).
- Mapping can be reconfigured during runtime.
- Each output signal can be mapped to several output pins.

# 15.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the PMAP module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to use the PMAP module to redirect the output of a TimerA CCR register.

First is the array configuration to remap the port:

Next is the call to the actual PMAP API that persists the configuration:

# 15.3 Definitions

# **Functions**

■ void PMAP\_configurePorts (const uint8\_t \*portMapping, uint8\_t pxMAPy, uint8\_t numberOfPorts, uint8\_t portMapReconfigure)

# 15.3.1 Detailed Description

The code for this module is contained in driverlib/pmap.c, with driverlib/pmap.h containing the API declarations for use by applications.

# 15.3.2 Function Documentation

15.3.2.1 void PMAP\_configurePorts ( const uint8\_t \* portMapping, uint8\_t pxMAPy, uint8\_t numberOfPorts, uint8\_t portMapReconfigure )

This function configures the MSP432 Port Mapper

# **Parameters**

portMapping	is the p	pointer to	o init D	ata				
		is the Port Mapper to initialize						
numberOfPorts	is the r	is the number of Ports to initialize						
portMapRecon-				enable/disable	reconfiguration	Valid	values	are
figure		PMAP_ENABLE_RECONFIGURATION			PMAP_DISA		ONFIGURA	ATION
	[Defau	[Default value] Modified registers are PMAPKEYID, PMAPCTL						

Returns None

# 16 Power Supply System (PSS)

Module Operation	238
Programming Example	238
Definitions	239

# **16.1 Module Operation**

The PSS module for the DriverLib allows the user to fully configure/setup the various analog power sources on the MSP432 device. This mainly involves enabling and disabling the high side supervisor/monitor. Performance modes of both the high side power supply can be configured and manipulated in order to optimize power efficiency. Additionally, the PSS interrupt can be configured to fire an interrupt on a power supply violation.

# 16.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the PSS module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to disable the high side power supervisor:

MAP\_PSS\_enableHighSide();

# 16.3 Definitions

# **Functions**

- void PSS\_clearInterruptFlag (void)
- void PSS\_disableForcedDCDCOperation (void)
- void PSS disableHighSide (void)
- void PSS disableHighSideMonitor (void)
- void PSS\_disableHighSidePinToggle (void)
- void PSS\_disableInterrupt (void)
- void PSS enableForcedDCDCOperation (void)
- void PSS\_enableHighSide (void)
- void PSS enableHighSideMonitor (void)
- void PSS\_enableHighSidePinToggle (bool activeLow)
- void PSS enableInterrupt (void)
- uint\_fast8\_t PSS\_getHighSidePerformanceMode (void)
- uint\_fast8\_t PSS\_getHighSideVoltageTrigger (void)
- uint32 t PSS getInterruptStatus (void)
- void PSS\_registerInterrupt (void(\*intHandler)(void))
- void PSS\_setHighSidePerformanceMode (uint\_fast8\_t powerMode)
- void PSS\_setHighSideVoltageTrigger (uint\_fast8\_t triggerVoltage)
- void PSS\_unregisterInterrupt (void)

# 16.3.1 Detailed Description

The code for this module is contained in driverlib/pss.c, with driverlib/pss.h containing the API declarations for use by applications.

# 16.3.2 Function Documentation

# 16.3.2.1 void PSS\_clearInterruptFlag ( void )

Clears power supply system interrupt source.

### Returns

None.

# 16.3.2.2 void PSS\_disableForcedDCDCOperation (void)

Disables the "forced" mode of the DCDC regulator. In this mode, the fail safe mechanism that disables the regulator to LDO mode when the supply voltage falls below the minimum supply voltage required for DCDC operation is turned on.

### Returns

None.

# 16.3.2.3 void PSS disableHighSide (void)

Disables high side voltage supervisor/monitor.

### Returns

None.

# 16.3.2.4 void PSS\_disableHighSideMonitor (void)

Switches the high side of the power supply system to be a supervisor instead of a monitor

### **Returns**

None.

# 16.3.2.5 void PSS disableHighSidePinToggle (void)

Disables output of the High Side interrupt flag on the device SVMHOUT pin

### Returns

None.

# 16.3.2.6 void PSS disableInterrupt (void)

Disables the power supply system interrupt source.

# Returns

None.

# 16.3.2.7 void PSS\_enableForcedDCDCOperation (void)

Enables the "forced" mode of the DCDC regulator. In this mode, the fail safe mechanism that disables the regulator to LDO mode when the supply voltage falls below the minimum supply voltage required for DCDC operation is turned off.

### Returns

None.

# 16.3.2.8 void PSS enableHighSide (void)

Enables high side voltage supervisor/monitor.

### **Returns**

None.

# 16.3.2.9 void PSS enableHighSideMonitor (void)

Sets the high side voltage supervisor to monitor mode

### Returns

None.

# 16.3.2.10 void PSS\_enableHighSidePinToggle ( bool activeLow )

Enables output of the High Side interrupt flag on the device **SVMHOUT** pin

# **Parameters**

activeLow	True if the signal should be logic low when SVSMHIFG is set. False if signal should be
	high when SVSMHIFG is set.

### Returns

None.

# 16.3.2.11 void PSS enableInterrupt (void)

Enables the power supply system interrupt source.

### **Returns**

None.

# 16.3.2.12 uint fast8 t PSS getHighSidePerformanceMode ( void )

Gets the performance mode of the high side voltage regulator. Refer to the user's guide for specific information about information about the different performance modes.

#### Returns

Performance mode of the voltage regulator

# 16.3.2.13 uint fast8 t PSS getHighSideVoltageTrigger ( void )

Returns the voltage level at which the high side of the device voltage regulator triggers a reset.

### Returns

The voltage level that the high side voltage supervisor/monitor triggers a reset. This value is represented as an unsigned eight bit integer where only the lowest three bits are most significant. See PSS\_setHighSideVoltageTrigger for information regarding the return value

# 16.3.2.14 uint32 t PSS getInterruptStatus (void)

Gets the current interrupt status.

### Returns

The current interrupt status ( PSS SVSMH )

# 16.3.2.15 void PSS registerInterrupt (void(\*)(void) intHandler)

Registers an interrupt handler for the power supply system interrupt.

**Parameters** 

intHandler is a pointer to the function to be called when the power supply system interrupt occurs.

This function registers the handler to be called when a power supply system interrupt occurs. This function enables the global interrupt in the interrupt controller; specific PSS interrupts must be enabled via PSS\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via PSS\_clearInterruptFlag().

### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

# 16.3.2.16 void PSS\_setHighSidePerformanceMode ( uint\_fast8\_t powerMode )

Sets the performance mode of the high side regulator. Full performance mode allows for the best response times while normal performance mode is optimized for the lowest possible current consumption.

### **Parameters**

powerMode	is the performance mode to set. Valid values are one of the following:					
	■ PSS_FULL_PERFORMANCE_MODE,					
	■ PSS_NORMAL_PERFORMANCE_MODE					

### Returns

None.

# 16.3.2.17 void PSS\_setHighSideVoltageTrigger ( uint\_fast8\_t triggerVoltage )

Sets the voltage level at which the high side of the device voltage regulator triggers a reset. This value is represented as an unsigned eight bit integer where only the lowest three bits are most significant.

### **Parameters**

triggerVoltage	Voltage level in which high side supervisor/monitor triggers a reset. See the device specific	
	data sheet for details on these voltage levels.	

Typical values will vary from part to part (so it is very important to check the SVSH section of the data sheet. For reference only, the typical MSP432 101 values are listed below:

- 0 -> 1.57V
- 1 -> 1.62V
- 2 -> 1.83V
- 3 -> 2V
- 4 -> 2.25V
- 5 -> 2.4V
- 6 -> 2.6V
- 7 -> 2.8V

### Returns

None.

# 16.3.2.18 void PSS\_unregisterInterrupt ( void )

Unregisters the interrupt handler for the power supply system

This function unregisters the handler to be called when a power supply system interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

### See Also

Interrupt registerInterrupt() for important information about registering interrupt handlers.

### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 17 Reference Module (REF\_A)

Module Operation	245
Programming Example	245
Definitions	246

# 17.1 Module Operation

The Internal Reference (REF\_A) API provides a set of functions for using the MSPWare REF\_A modules. Functions are provided to setup and enable use of the Reference voltage, enable or disable the internal temperature sensor, and view the status of the inner workings of the REF module.

The reference module (REF\_A) is responsible for generation of all critical reference voltages that can be used by various analog peripherals in a given device. The heart of the reference system is the bandgap from which all other references are derived by unity or non-inverting gain stages. The REFGEN sub-system consists of the bandgap, the bandgap bias, and the non-inverting buffer stage which generates the three primary voltage reference available in the system, namely 1.2 V, 1.45, 2.0 V, and 2.5 V. In addition, when enabled, a buffered bandgap voltage is available.

# 17.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the REF\_A module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to enable the REF\_A module for a 2.5v reference:

```
/* Setting reference voltage to 2.5 and enabling reference */
MAP_REF_A_setReferenceVoltage(REF_A_VREF2_5V);
MAP_REF_A_enableReferenceVoltage();
```

#### 17.3 **Definitions**

# **Functions**

- void REF A disableReferenceVoltage (void)
- void REF\_A\_disableReferenceVoltageOutput (void)

- void REF\_A\_disableReferenceVoltageOutput (void)
   void REF\_A\_disableTempSensor (void)
   void REF\_A\_enableReferenceVoltage (void)
   void REF\_A\_enableReferenceVoltageOutput (void)
   void REF\_A\_enableTempSensor (void)
- uint\_fast8\_t REF\_A\_getBandgapMode (void)
- bool REF\_A\_getBufferedBandgapVoltageStatus (void)
- bool REF A getVariableReferenceVoltageStatus (void)
- bool REF A isBandgapActive (void)
- bool REF A isRefGenActive (void)
- bool REF A isRefGenBusy (void)
- void REF\_A\_setBufferedBandgapVoltageOneTimeTrigger (void)
- void REF A setReferenceVoltage (uint fast8 t referenceVoltageSelect)
- void REF\_A\_setReferenceVoltageOneTimeTrigger (void)

#### **Detailed Description** 17.3.1

The code for this module is contained in driverlib/ref a.c, with driverlib/ref a.h containing the API declarations for use by applications.

# 17.3.2 Function Documentation

# 17.3.2.1 void REF A disableReferenceVoltage (void)

Disables the reference voltage.

This function is used to disable the generated reference voltage. Please note, if the REF\_A\_isRefGenBusy() returns REF\_A\_BUSY, this function will have no effect.

Modified bits are **REFON** of **REFCTL0** register.

### Returns

none

# 17.3.2.2 void REF\_A\_disableReferenceVoltageOutput (void)

Disables the reference voltage as an output to a pin.

This function is used to disables the reference voltage being generated to be given to an output pin. Please note, if the REF\_A\_isRefGenBusy() returns REF\_A\_BUSY, this function will have no effect.

Modified bits are **REFOUT** of **REFCTL0** register.

### **Returns**

none

# 17.3.2.3 void REF A disableTempSensor (void)

Disables the internal temperature sensor to save power consumption.

This function is used to turn off the internal temperature sensor to save on power consumption. The temperature sensor is enabled by default. Please note, that giving ADC12 module control over the REF module, the state of the temperature sensor is dependent on the controls of the ADC12 module. Please note, if the REF\_A\_isRefGenBusy() returns REF\_A\_BUSY, this function will have no effect.

Modified bits are **REFTCOFF** of **REFCTL0** register.

#### Returns

none

### 17.3.2.4 void REF A enableReferenceVoltage (void)

Enables the reference voltage to be used by peripherals.

This function is used to enable the generated reference voltage to be used other peripherals or by an output pin, if enabled. Please note, that giving ADC12 module control over the REF module, the state of the reference voltage is dependent on the controls of the ADC12 module. Please note, if the REF A isRefGenBusy() returns REF A BUSY, this function will have no effect.

Modified bits are **REFON** of **REFCTL0** register.

### Returns

none

# 17.3.2.5 void REF A enableReferenceVoltageOutput (void)

Outputs the reference voltage to an output pin.

This function is used to output the reference voltage being generated to an output pin. Please note, the output pin is device specific. Please note, that giving ADC12 module control over the REF module, the state of the reference voltage as an output to a pin is dependent on the controls of the ADC12 module. Please note, if the REF\_A\_isRefGenBusy() returns REF\_A\_BUSY, this function will have no effect.

Modified bits are **REFOUT** of **REFCTL0** register.

### Returns

none

# 17.3.2.6 void REF A enableTempSensor (void)

Enables the internal temperature sensor.

This function is used to turn on the internal temperature sensor to use by other peripherals. The temperature sensor is enabled by default. Please note, if the REF\_A\_isRefGenBusy() returns **REF A BUSY**, this function will have no effect.

Modified bits are **REFTCOFF** of **REFCTL0** register.

#### Returns

none

# 17.3.2.7 uint\_fast8\_t REF\_A\_getBandgapMode ( void )

Returns the bandgap mode of the REF module.

This function is used to return the bandgap mode of the REF module, requested by the peripherals using the bandgap. If a peripheral requests static mode, then the bandgap mode will be static for all modules, whereas if all of the peripherals using the bandgap request sample mode, then that will be the mode returned. Sample mode allows the bandgap to be active only when necessary to save on power consumption, static mode requires the bandgap to be active until no peripherals are using it anymore.

### Returns

The bandgap mode of the REF module:

- REF\_A\_STATICMODE if the bandgap is operating in static mode
- REF A SAMPLEMODE if the bandgap is operating in sample mode

# 17.3.2.8 bool REF A getBufferedBandgapVoltageStatus (void)

Returns the busy status of the reference generator in the REF module.

This function is used to return the buys status of the buffered bandgap voltage in the REF module. If the ref. generator is on and ready to use, then the status will be seen as active.

#### Returns

true if the buffered bandgap voltage is ready to be used, false otherwise

# 17.3.2.9 bool REF A getVariableReferenceVoltageStatus (void)

Returns the busy status of the variable reference voltage in the REF module.

This function is used to return the buys status of the variable reference voltage in the REF module. If the ref. generator is on and ready to use, then the status will be seen as active.

#### Returns

true if the variable bandgap voltage is ready to be used, false otherwise

# 17.3.2.10 bool REF\_A\_isBandgapActive (void)

Returns the active status of the bandgap in the REF module.

This function is used to return the active status of the bandgap in the REF module. If the bandgap is in use by a peripheral, then the status will be seen as active.

### Returns

true if the bandgap is being used, false otherwise

# 17.3.2.11 bool REF\_A\_isRefGenActive (void)

Returns the active status of the reference generator in the REF module.

This function is used to return the active status of the reference generator in the REF module. If the ref. generator is on and ready to use, then the status will be seen as active.

### Returns

true if the reference generator is active, false otherwise.

# 17.3.2.12 bool REF A isRefGenBusy (void)

Returns the busy status of the reference generator in the REF module.

This function is used to return the busy status of the reference generator in the REF module. If the ref. generator is in use by a peripheral, then the status will be seen as busy.

### Returns

true if the reference generator is being used, false otherwise.

### 17.3.2.13 void REF A setBufferedBandgapVoltageOneTimeTrigger ( void )

Enables the one-time trigger of the buffered bandgap voltage.

Triggers the one-time generation of the buffered bandgap voltage. Once the buffered bandgap voltage request is set, this bit is cleared by hardware

Modified bits are RefGOT of REFCTL0 register.

#### Returns

none

### 17.3.2.14 void REF A setReferenceVoltage ( uint fast8 t referenceVoltageSelect )

Sets the reference voltage for the voltage generator.

#### **Parameters**

referenceVolt-	is the desired voltage to generate for a reference voltage. Valid values are:
ageSelect	■ REF_A_VREF1_2V [Default]
	■ REF_A_VREF1_45V
	■ REF_A_VREF2_5V Modified bits are REFVSEL of REFCTL0 register.

This function sets the reference voltage generated by the voltage generator to be used by other peripherals. This reference voltage will only be valid while the REF module is in control. Please note, if the REF\_A\_isRefGenBusy() returns REF\_BUSY, this function will have no effect.

#### Returns

none

## 17.3.2.15 void REF A setReferenceVoltageOneTimeTrigger ( void )

Enables the one-time trigger of the reference voltage.

Triggers the one-time generation of the variable reference voltage. Once the reference voltage request is set, this bit is cleared by hardware

Modified bits are **REFGENOT** of **REFCTL0** register.

#### **Returns**

none

## 18 Reset Controller (ResetCtl)

Module Operation	251
Reset Sources	251
Programming Example	251
Definitions	253

## 18.1 Module Operation

The DriverLib APIs for the MSP432 Reset Control are a set of power functions that enables programmers to manipulate all aspects of a system reset. The user is able to initiate both hard and soft resets as well as determine the cause of a prior system reset.

## 18.2 Reset Sources

Reset sources will vary from device to device (see the device specific datasheet for the reset source mappings relevant to your device). The ResetCtl for DriverLib defines a set of generic reset sources (such as RESET\_SRC\_0). In practice, it is a good idea to use a define statement to match these to a specific reset source. For example, MSP432's mapping could look something similar to the following:

```
#define RESET_SYSTEM_SRC RESET_SRC_0
#define RESET_WDTTIME_SRC RESET_SRC_1
#define RESET_WDTFW_SRC RESET_SRC_2
#define RESET_CS_SRC RESET_SRC_14
#define RESET_SYS_SRC RESET_SRC_14
```

By defining these extra set of macros, the user code that accesses the DriverLib ResetCtl APIs are more legible. For example, when checking to see if a device was reset because of a CS violation (such as a XTAL fault), the user could write code similar to the following:

```
if(ResetCtl_getSoftResetSource() == RESET_CS_SRC)
{
    // Do reset handling here
}
```

## 18.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the ResetCtl module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing an ISR that initiates a software reset of the device. The idea here is that a push button could cause a software initiated reset.

```
/* GPIO ISR */
void PORT1_IRQHandler(void)
{
    uint32_t status;
    status = MAP_GPIO_getEnabledInterruptStatus(GPIO_PORT_P1);
    MAP_GPIO_clearInterruptFlag(GPIO_PORT_P1, status);
    /* Initiated a hard reset */
    if(status & GPIO_PIN1)
    {
        MAP_ResetCtl_initiateHardReset();
    }
}
```

## 18.4 Definitions

## **Functions**

- void ResetCtl\_clearHardResetSource (uint32\_t mask)
- void ResetCtl\_clearPCMFlags (void)
- void ResetCtl\_clearPSSFlags (void)
- void ResetCtl clearSoftResetSource (uint32 t mask)
- uint32\_t ResetCtl\_getHardResetSource (void)
- uint32\_t ResetCtl\_getPCMSource (void)
- uint32\_t ResetCtl\_getPSSSource (void)
- uint32\_t ResetCtl\_getSoftResetSource (void)
- void ResetCtl initiateHardReset (void)
- void ResetCtl initiateHardResetWithSource (uint32 t source)
- void ResetCtl initiateSoftReset (void)
- void ResetCtl initiateSoftResetWithSource (uint32 t source)

## 18.4.1 Detailed Description

The code for this module is contained in driverlib/reset.c, with driverlib/reset.h containing the API declarations for use by applications.

## 18.4.2 Function Documentation

## 18.4.2.1 void ResetCtl\_clearHardResetSource ( uint32\_t mask )

Clears the reset sources associated with at hard reset Parameters

mask	- Bitwise OR of any of the following values:
	■ RESET_SRC_0,
	■ RESET_SRC_1,
	■ RESET_SRC_2,
	■ RESET_SRC_3,
	■ RESET_SRC_4,
	■ RESET_SRC_5,
	■ RESET_SRC_6,
	■ RESET_SRC_7,
	■ RESET_SRC_8,
	■ RESET_SRC_9,
	■ RESET_SRC_10,
	■ RESET_SRC_11,
	■ RESET_SRC_12,
	■ RESET_SRC_13,
	■ RESET_SRC_14,
	■ RESET_SRC_15

### Returns

none

## 18.4.2.2 void ResetCtl\_clearPCMFlags (void)

Clears the corresponding PCM reset source flags

#### **Returns**

none

## 18.4.2.3 void ResetCtl\_clearPSSFlags (void)

Clears the PSS reset source flags

#### Returns

none

## 18.4.2.4 void ResetCtl\_clearSoftResetSource ( uint32\_t mask )

Clears the reset sources associated with at soft reset

mask	- Bitwise OR of any of the following values:
	■ RESET_SRC_0,
	■ RESET_SRC_1,
	■ RESET_SRC_2,
	■ RESET_SRC_3,
	■ RESET_SRC_4,
	■ RESET_SRC_5,
	■ RESET_SRC_6,
	■ RESET_SRC_7,
	■ RESET_SRC_8,
	■ RESET_SRC_9,
	■ RESET_SRC_10,
	■ RESET_SRC_11,
	■ RESET_SRC_12,
	■ RESET_SRC_13,
	■ RESET_SRC_14,
	■ RESET_SRC_15

#### Returns

none

#### uint32\_t ResetCtl\_getHardResetSource ( void ) 18.4.2.5

Retrieves previous hard reset sources

#### **Returns**

the bitwise or of previous reset sources. These sources must be cleared using the ResetCtl\_clearHardResetSource function to be cleared. Possible values include:

- RESET\_SRC\_0,
- RESET\_SRC\_1,
- RESET\_SRC\_2,
- RESET\_SRC\_3,
- RESET\_SRC\_4,
- RESET\_SRC\_5,
- RESET\_SRC\_6,
- RESET\_SRC\_7,
- RESET\_SRC\_8,
- RESET\_SRC\_9,
- RESET\_SRC\_10,
- RESET\_SRC\_11,
- RESET\_SRC\_12,

- RESET SRC 13,
- RESET\_SRC\_14,
- RESET\_SRC\_15

## 18.4.2.6 uint32 t ResetCtl getPCMSource (void)

Indicates the last cause of a power-on reset (POR) due to PCM operation.

#### Returns

Bitwise OR of any of the following values:

- RESET\_LPM35,
- RESET LPM45

### 18.4.2.7 uint32 t ResetCtl getPSSSource (void)

Indicates the last cause of a power-on reset (POR) due to PSS operation. Note that the bits returned from this function may be set in different combinations. When a cold power up occurs, the value of all the values ORed together could be returned as a cold power up causes these conditions.

#### **Returns**

Bitwise OR of any of the following values:

- RESET\_VCCDET,
- RESET\_SVSH\_TRIP,
- RESET\_BGREF\_BAD

#### 18.4.2.8 uint32 t ResetCtl getSoftResetSource ( void )

Retrieves previous soft reset sources

#### Returns

the bitwise or of previous reset sources. These sources must be cleared using the ResetCtl\_clearSoftResetSource function to be cleared. Possible values include:

- RESET SRC 0,
- RESET\_SRC\_1,
- RESET SRC 2,
- RESET SRC 3,
- RESET SRC 4,
- RESET\_SRC\_5,
- RESET SRC 6,
- RESET\_SRC\_7,
- RESET\_SRC\_8,
- RESET\_SRC\_9,
- RESET SRC 10,
- RESET SRC 11,

- RESET\_SRC\_12,
- RESET\_SRC\_13,
- RESET\_SRC\_14,
- RESET\_SRC\_15

## 18.4.2.9 void ResetCtl\_initiateHardReset ( void )

Initiates a hard system reset.

#### **Returns**

none

## 18.4.2.10 void ResetCtl\_initiateHardResetWithSource ( uint32\_t source )

Initiates a hard system reset with a particular source given. This source is generic and can be assigned by the user.

#### **Parameters**

source	- Valid values are one the following values:
	■ RESET_SRC_0,
	■ RESET_SRC_1,
	■ RESET_SRC_2,
	■ RESET_SRC_3,
	■ RESET_SRC_4,
	■ RESET_SRC_5,
	■ RESET_SRC_6,
	■ RESET_SRC_7,
	■ RESET_SRC_8,
	■ RESET_SRC_9,
	■ RESET_SRC_10,
	■ RESET_SRC_11,
	■ RESET_SRC_12,
	■ RESET_SRC_13,
	■ RESET_SRC_14,
	■ RESET_SRC_15

#### **Returns**

none

## 18.4.2.11 void ResetCtl\_initiateSoftReset ( void )

Initiates a soft system reset.

#### **Returns**

none

## 18.4.2.12 void ResetCtl\_initiateSoftResetWithSource ( uint32\_t source )

Initiates a soft system reset with a particular source given. This source is generic and can be assigned by the user.

#### **Parameters**

source	Source of the reset. Valid values are:
	■ RESET_SRC_0,
	■ RESET_SRC_1,
	■ RESET_SRC_2,
	■ RESET_SRC_3,
	■ RESET_SRC_4,
	■ RESET_SRC_5,
	■ RESET_SRC_6,
	■ RESET_SRC_7,
	■ RESET_SRC_8,
	■ RESET_SRC_9,
	■ RESET_SRC_10,
	■ RESET_SRC_11,
	■ RESET_SRC_12,
	■ RESET_SRC_13,
	■ RESET_SRC_14,
	■ RESET_SRC_15

#### **Returns**

none

## 19 Real Time Clock (RTC\_C)

Module Operation	261
Programming Example	262
Definitions	. 263

## 19.1 Module Operation

The Real Time Clock (RTC\_C) API provides a set of functions for using the MSPWare L RTC\_C modules. Functions are provided to calibrate the clock, initialize the RTC\_C modules in Calendar mode, and setup conditions for, and enable, interrupts for the RTC\_C modules.

The RTC\_C module provides the ability to keep track of the current time and date in calendar mode.

The RTC\_C module generates multiple interrupts. There are 2 interrupts that can be defined in calendar mode, and 1 interrupt in counter mode for counter overflow, as well as an interrupt for each prescaler.

## 19.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the RTC\_C module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the RTC\_C module and create a calendar event.

The following is the configuration structure that sets the date:

Next are the actual calls to DriverLib that configure the module:

```
/\star Initializing RTC with current time as described in time in
 * definitions section */
MAP_RTC_C_initCalendar(&currentTime, RTC_C_FORMAT_BCD);
/\star Setup Calendar Alarm for 10:04pm (for the flux capacitor) \star/
{\tt MAP\_RTC\_C\_setCalendarAlarm(0x04, 0x22, RTC\_C\_ALARMCONDITION\_OFF,}
        RTC_C_ALARMCONDITION_OFF);
/* Specify an interrupt to assert every minute */
MAP_RTC_C_setCalendarEvent (RTC_C_CALENDAREVENT_MINUTECHANGE);
/* Enable interrupt for RTC Ready Status, which asserts when the RTC
 * Calendar registers are ready to read.
\star Also, enable interrupts for the Calendar alarm and Calendar event. 
 \star/ MAP_RTC_C_clearInterruptFlag(
        RTC_C_CLOCK_READ_READY_INTERRUPT | RTC_C_TIME_EVENT_INTERRUPT
                 | RTC_C_CLOCK_ALARM_INTERRUPT);
MAP_RTC_C_enableInterrupt(
        RTC_C_CLOCK_READ_READY_INTERRUPT | RTC_C_TIME_EVENT_INTERRUPT
                 | RTC_C_CLOCK_ALARM_INTERRUPT);
/* Start RTC Clock */
MAP_RTC_C_startClock();
```

## 19.3 Definitions

## **Functions**

- void RTC\_C\_clearInterruptFlag (uint\_fast8\_t interruptFlagMask)
- uint16 t RTC C convertBCDToBinary (uint16 t valueToConvert)
- uint16\_t RTC\_C\_convertBinaryToBCD (uint16\_t valueToConvert)
- void RTC\_C\_definePrescaleEvent (uint\_fast8\_t prescaleSelect, uint\_fast8\_t prescaleEventDivider)
- void RTC\_C\_disableInterrupt (uint8\_t interruptMask)
- void RTC C enableInterrupt (uint8 t interruptMask)
- RTC C Calendar RTC C getCalendarTime (void)
- uint\_fast8\_t RTC\_C\_getEnabledInterruptStatus (void)
- uint\_fast8\_t RTC\_C\_getInterruptStatus (void)
- uint\_fast8\_t RTC\_C\_getPrescaleValue (uint\_fast8\_t prescaleSelect)
- void RTC C holdClock (void)
- void RTC\_C\_initCalendar (const RTC\_C\_Calendar \*calendarTime, uint\_fast16\_t formatSelect)
- void RTC\_C\_registerInterrupt (void(\*intHandler)(void))
- void RTC\_C\_setCalendarAlarm (uint\_fast8\_t minutesAlarm, uint\_fast8\_t hoursAlarm, uint\_fast8 t dayOfWeekAlarm, uint\_fast8 t dayOfMonthAlarm)
- void RTC C setCalendarEvent (uint\_fast16\_t eventSelect)
- void RTC\_C\_setCalibrationData (uint\_fast8\_t offsetDirection, uint\_fast8\_t offsetValue)
- void RTC\_C\_setCalibrationFrequency (uint\_fast16\_t frequencySelect)
- void RTC\_C\_setPrescaleValue (uint\_fast8\_t prescaleSelect, uint\_fast8\_t prescaleCounterValue)
- bool RTC\_C\_setTemperatureCompensation (uint\_fast16\_t offsetDirection, uint\_fast8\_t offsetValue)
- void RTC C startClock (void)
- void RTC C unregisterInterrupt (void)

## 19.3.1 Detailed Description

The code for this module is contained in driverlib/rtc\_c.c, with driverlib/rtc\_c.h containing the API declarations for use by applications.

### 19.3.2 Function Documentation

### 19.3.2.1 void RTC\_C\_clearInterruptFlag ( uint\_fast8\_t interruptFlagMask )

Clears selected RTC interrupt flags.

#### **Parameters**

#### interruptFlag-Mask

is a bit mask of the interrupt flags to be cleared. Mask Value is the logical OR of any of the following

- RTC\_C\_TIME\_EVENT\_INTERRUPT asserts when counter overflows in counter mode or when Calendar event condition defined by defineCalendarEvent() is met.
- RTC\_C\_CLOCK\_ALARM\_INTERRUPT asserts when alarm condition in Calendar mode is met.
- RTC\_C\_CLOCK\_READ\_READY\_INTERRUPT asserts when Calendar registers are settled.
- RTC\_C\_PRESCALE\_TIMERO\_INTERRUPT asserts when Prescaler 0 event condition is met.
- RTC\_C\_PRESCALE\_TIMER1\_INTERRUPT asserts when Prescaler 1 event condition is met.
- RTC\_C\_OSCILLATOR\_FAULT\_INTERRUPT asserts if there is a problem with the 32kHz oscillator, while the RTC is running.

This function clears the RTC interrupt flag is cleared, so that it no longer asserts.

#### Returns

None

## 19.3.2.2 uint16 t RTC C convertBCDToBinary ( uint16 t valueToConvert )

Returns the given BCD value in Binary Format

**Parameters** 

valueToConvert | is the raw value in BCD format to convert to Binary.

This function converts BCD values to Binary format.

#### Returns

The Binary version of the valueToConvert parameter.

#### 19.3.2.3 uint16 t RTC C convertBinaryToBCD ( uint16 t valueToConvert )

Returns the given Binary value in BCD Format

valueToConvert	is the raw value in Binary format to convert to BCD.

This function converts Binary values to BCD format.

#### **Returns**

The BCD version of the valueToConvert parameter.

# 19.3.2.4 void RTC\_C\_definePrescaleEvent ( uint\_fast8\_t prescaleSelect, uint\_fast8\_t prescaleEventDivider )

Sets up an interrupt condition for the selected Prescaler.

#### **Parameters**

prescaleSelect	is the prescaler to define an interrupt for. Valid values are
	■ RTC_C_PRESCALE_0
	■ RTC_C_PRESCALE_1
procedoFyent	is a divider to appoint when an interrupt can assure based on the clask source of the se
prescaleEvent- Divider	is a divider to specify when an interrupt can occur based on the clock source of the selected prescaler. (Does not affect timer of the selected prescaler). Valid values are
	■ RTC_C_PSEVENTDIVIDER_2 [Default]
	■ RTC_C_PSEVENTDIVIDER_4
	■ RTC_C_PSEVENTDIVIDER_8
	■ RTC_C_PSEVENTDIVIDER_16
	■ RTC_C_PSEVENTDIVIDER_32
	■ RTC_C_PSEVENTDIVIDER_64
	■ RTC_C_PSEVENTDIVIDER_128
	■ RTC_C_PSEVENTDIVIDER_256

This function sets the condition for an interrupt to assert based on the individual prescalers.

#### Returns

None

## 19.3.2.5 void RTC\_C\_disableInterrupt ( uint8\_t interruptMask )

Disables selected RTC interrupt sources.

#### **Parameters**

#### interruptMask

is a bit mask of the interrupts to disable. Mask Value is the logical OR of any of the following

- RTC\_C\_TIME\_EVENT\_INTERRUPT asserts when counter overflows in counter mode or when Calendar event condition defined by defineCalendarEvent() is met.
- RTC\_C\_CLOCK\_ALARM\_INTERRUPT asserts when alarm condition in Calendar mode is met.
- RTC\_CLOCK\_READ\_READY\_INTERRUPT asserts when Calendar registers are settled.
- RTC\_C\_PRESCALE\_TIMERO\_INTERRUPT asserts when Prescaler 0 event condition is met.
- RTC\_C\_PRESCALE\_TIMER1\_INTERRUPT asserts when Prescaler 1 event condition is met.
- RTC\_C\_OSCILLATOR\_FAULT\_INTERRUPT asserts if there is a problem with the 32kHz oscillator, while the RTC is running.

This function disables the selected RTC interrupt source. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### Returns

None

#### 19.3.2.6 void RTC C enableInterrupt ( uint8 t interruptMask )

Enables selected RTC interrupt sources.

#### interruptMask

is a bit mask of the interrupts to enable. Mask Value is the logical OR of any of the following

- RTC\_C\_TIME\_EVENT\_INTERRUPT asserts when counter overflows in counter mode or when Calendar event condition defined by defineCalendarEvent() is met.
- RTC\_C\_CLOCK\_ALARM\_INTERRUPT asserts when alarm condition in Calendar mode is met.
- RTC\_C\_CLOCK\_READ\_READY\_INTERRUPT asserts when Calendar registers are settled.
- RTC\_C\_PRESCALE\_TIMERO\_INTERRUPT asserts when Prescaler 0 event condition is met.
- RTC\_C\_PRESCALE\_TIMER1\_INTERRUPT asserts when Prescaler 1 event condition is met.
- RTC\_C\_OSCILLATOR\_FAULT\_INTERRUPT asserts if there is a problem with the 32kHz oscillator, while the RTC is running.

This function enables the selected RTC interrupt source. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### Returns

None

## 19.3.2.7 RTC\_C\_Calendar RTC\_C\_getCalendarTime (void)

Returns the Calendar Time stored in the Calendar registers of the RTC.

This function returns the current Calendar time in the form of a Calendar structure.

#### Returns

A Calendar structure containing the current time.

#### 19.3.2.8 uint fast8 t RTC C getEnabledInterruptStatus (void)

Returns the status of the interrupts flags masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

#### Returns

A bit mask of the selected interrupt flag's status. Mask Value is the logical OR of any of the following

- RTC\_TIME\_EVENT\_INTERRUPT asserts when counter overflows in counter mode or when Calendar event condition defined by defineCalendarEvent() is met.
- RTC\_CLOCK\_ALARM\_INTERRUPT asserts when alarm condition in Calendar mode is met.
- RTC\_CLOCK\_READ\_READY\_INTERRUPT asserts when Calendar registers are settled.

- RTC\_C\_PRESCALE\_TIMERO\_INTERRUPT asserts when Prescaler 0 event condition is met.
- RTC\_C\_PRESCALE\_TIMER1\_INTERRUPT asserts when Prescaler 1 event condition is met.
- RTC\_OSCILLATOR\_FAULT\_INTERRUPT asserts if there is a problem with the 32kHz oscillator, while the RTC is running.

References RTC\_C\_getInterruptStatus().

### 19.3.2.9 uint fast8 t RTC C getInterruptStatus (void)

Returns the status of the interrupts flags.

#### Returns

A bit mask of the selected interrupt flag's status. Mask Value is the logical OR of any of the following

- RTC\_C\_TIME\_EVENT\_INTERRUPT asserts when counter overflows in counter mode or when Calendar event condition defined by defineCalendarEvent() is met.
- RTC\_C\_CLOCK\_ALARM\_INTERRUPT asserts when alarm condition in Calendar mode is met.
- RTC\_C\_CLOCK\_READ\_READY\_INTERRUPT asserts when Calendar registers are settled.
- RTC\_C\_PRESCALE\_TIMERO\_INTERRUPT asserts when Prescaler 0 event condition is met.
- RTC\_C\_PRESCALE\_TIMER1\_INTERRUPT asserts when Prescaler 1 event condition is met.
- RTC\_C\_OSCILLATOR\_FAULT\_INTERRUPT asserts if there is a problem with the 32kHz oscillator, while the RTC is running.

Referenced by RTC\_C\_getEnabledInterruptStatus().

#### 19.3.2.10 uint fast8 t RTC C getPrescaleValue ( uint fast8 t prescaleSelect )

Returns the selected Prescaler value.

#### **Parameters**

prescaleSelect	is the prescaler to obtain the value of. Valid values are
	■ RTC_C_PRESCALE_0
	■ RTC_C_PRESCALE_1

This function returns the value of the selected prescale counter register. The counter should be held before reading. If in counter mode, the individual prescaler can be held, while in Calendar mode the whole RTC must be held.

#### Returns

The value of the specified Prescaler count register

## 19.3.2.11 void RTC\_C\_holdClock (void)

Holds the RTC.

This function sets the RTC main hold bit to disable RTC functionality.

#### Returns

None

Referenced by PCM\_gotoLPM4().

# 19.3.2.12 void RTC\_C\_initCalendar ( const RTC\_C\_Calendar \* calendarTime, uint\_fast16\_t formatSelect )

Initializes the settings to operate the RTC in Calendar mode.

#### **Parameters**

calendarTime	is the structure containing the values for the Calendar to be initialized to. Valid values should be of type Calendar and should contain the following members and corresponding values:
	■ seconds between 0-59
	■ minutes between 0-59
	■ hours between 0-24
	■ dayOfWeek between 0-6
	■ dayOfmonth between 0-31
	■ year between 0-4095

#### Note

Values beyond the ones specified may result in eradic behavior.

#### **Parameters**

formatSelect	is the format for the Calendar registers to use. Valid values are
	■ RTC_FORMAT_BINARY [Default]
	■ RTC_FORMAT_BCD

This function initializes the Calendar mode of the RTC module.

#### **Returns**

None

## 19.3.2.13 void RTC\_C\_registerInterrupt ( void(\*)(void) intHandler )

Registers an interrupt handler for the RTC interrupt.

intHandler is a pointer to the function to be called when the RTC interrupt occurs.

This function registers the handler to be called when a RTC interrupt occurs. This function enables the global interrupt in the interrupt controller; specific AES interrupts must be enabled via RTC\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via RTC\_clearInterruptFlag().

#### Returns

None.

References Interrupt enableInterrupt(), and Interrupt registerInterrupt().

19.3.2.14 void RTC\_C\_setCalendarAlarm ( uint\_fast8\_t minutesAlarm, uint\_fast8\_t hoursAlarm, uint fast8 t dayOfWeekAlarm, uint fast8 t dayOfmonthAlarm )

Sets and Enables the desired Calendar Alarm settings.

#### **Parameters**

minutesAlarm	is the alarm condition for the minutes. Valid values are
	■ An integer between 0-59, OR
	■ RTC_C_ALARMCONDITION_OFF [Default]
hoursAlarm	is the alarm condition for the hours. Valid values are
	■ An integer between 0-24, OR
	■ RTC_C_ALARMCONDITION_OFF [Default]
day-	is the alarm condition for the day of week. Valid values are
OfWeekAlarm	■ An integer between 0-6, OR
	■ RTC_C_ALARMCONDITION_OFF [Default]
dayOfmon-	is the alarm condition for the day of the month. Valid values are
thAlarm	■ An integer between 0-31, OR
	■ RTC_C_ALARMCONDITION_OFF [Default]

This function sets a Calendar interrupt condition to assert the RTCAIFG interrupt flag. The condition is a logical and of all of the parameters. For example if the minutes and hours alarm is set, then the interrupt will only assert when the minutes AND the hours change to the specified setting. Use the RTC\_ALARM\_OFF for any alarm settings that should not be apart of the alarm condition.

#### **Returns**

None

19.3.2.15 void RTC C setCalendarEvent ( uint fast16 t eventSelect )

Sets a single specified Calendar interrupt condition.

eventSelect	is the condition selected. Valid values are
	■ RTC_C_CALENDAREVENT_MINUTECHANGE - assert interrupt on every minute
	■ RTC_C_CALENDAREVENT_HOURCHANGE - assert interrupt on every hour
	■ RTC_C_CALENDAREVENT_NOON - assert interrupt when hour is 12
	■ RTC_C_CALENDAREVENT_MIDNIGHT - assert interrupt when hour is 0

This function sets a specified event to assert the RTCTEVIFG interrupt. This interrupt is independent from the Calendar alarm interrupt.

#### Returns

None

# 19.3.2.16 void RTC\_C\_setCalibrationData ( uint\_fast8\_t offsetDirection, uint\_fast8\_t offsetValue )

Sets the specified calibration for the RTC.

#### **Parameters**

offsetDirection	is the direction that the calibration offset will go. Valid values are	
	■ RTC_C_CALIBRATION_DOWN1PPM - calibrate at steps of -1	
	■ RTC_C_CALIBRATION_UP1PPM - calibrat at steps of +1	
offsetValue	is the value that the offset will be a factor of; a valid value is any integer from 1-240.	

This function sets the calibration offset to make the RTC as accurate as possible. The offsetDirection can be either +1-ppm or -1-ppm, and the offsetValue should be from 1-240 and is multiplied by the direction setting (i.e. +1-ppm \* 8 (offsetValue) = +8-ppm).

#### **Returns**

None

## 19.3.2.17 void RTC\_C\_setCalibrationFrequency ( uint\_fast16\_t frequencySelect )

Allows and Sets the frequency output to RTCLK pin for calibration measurement.

#### **Parameters**

frequencySelect	is the frequency output to RTCLK. Valid values are
	■ RTC_C_CALIBRATIONFREQ_OFF - turn off calibration output [Default]
	■ RTC_C_CALIBRATIONFREQ_512HZ - output signal at 512Hz for calibration
	■ RTC_C_CALIBRATIONFREQ_256HZ - output signal at 256Hz for calibration
	■ RTC_C_CALIBRATIONFREQ_1HZ - output signal at 1Hz for calibration

This function sets a frequency to measure at the RTCLK output pin. After testing the set frequency, the calibration could be set accordingly.

#### **Returns**

None

# 19.3.2.18 void RTC\_C\_setPrescaleValue ( uint\_fast8\_t prescaleSelect, uint\_fast8\_t prescaleCounterValue )

Sets the selected Prescaler value.

#### **Parameters**

prescaleSelect	is the prescaler to set the value for. Valid values are
	■ RTC_C_PRESCALE_0
	■ RTC_C_PRESCALE_1
prescaleCoun-	is the specified value to set the prescaler to; a valid value is any integer from 0-255.
terValue	

This function sets the prescale counter value. Before setting the prescale counter, it should be held.

#### Returns

None

# 19.3.2.19 bool RTC\_C\_setTemperatureCompensation ( uint\_fast16\_t offsetDirection, uint\_fast8 t offsetValue )

Sets the specified temperature compensation for the RTC.

#### **Parameters**

offsetDirection	is the direction that the calibration offset will go. Valid values are	
	■ RTC_C_COMPENSATION_DOWN1PPM - calibrate at steps of -1	
	■ RTC_C_COMPENSATION_UP1PPM - calibrate at steps of +1	
offsetValue	is the value that the offset will be a factor of; a value is any integer from 1-240.	

This function sets the calibration offset to make the RTC as accurate as possible. The offsetDirection can be either +1-ppm or -1-ppm, and the offsetValue should be from 1-240 and is multiplied by the direction setting (i.e. +1-ppm \* 8 (offsetValue) = +8-ppm).

#### **Returns**

true if calibration was set, false if it could not be set

## 19.3.2.20 void RTC C startClock (void)

Starts the RTC.

This function clears the RTC main hold bit to allow the RTC to function.

#### **Returns**

None

## 19.3.2.21 void RTC\_C\_unregisterInterrupt ( void )

Unregisters the interrupt handler for the RTC interrupt

This function unregisters the handler to be called when RTC interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

## 20 Serial Peripheral Interface (SPI)

Module Operation	275
Basic Operation Modes	
Programming Example	276
Definitions	277

## 20.1 Module Operation

The Serial Peripheral Interface Bus or SPI bus is a synchronous serial data link standard named by Motorola that operates in full duplex mode. Devices communicate in master/slave mode where the master device initiates the data frame. Note for simplicity, the module name EUSCI\_A and EUSCI\_B have been omitted from the API names.

This library provides the API for handling a 3-wire SPI communication

The SPI module can be configured as either a master or a slave device.

The SPI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock.

## 20.2 Basic Operation Modes

To use the module as a master, the user must call SPI\_masterInit() to configure the SPI Master. This is followed by enabling the SPI module using SPI\_enable(). The interrupts are then enabled (if needed). It is recommended to enable the SPI module before enabling the interrupts. A data transmit is then initiated using SPI\_transmitData and then when the receive flag is set, the received data is read using SPI\_receiveData and this indicates that an RX/TX operation is complete.

To use the module as a slave, initialization is done using SPI\_initSlave and this is followed by enabling the module using SPI\_enableModule . Following this, the interrupts may be enabled as needed. When the receive flag is set, data is first transmitted using SPI\_transmitData and this is followed by a data reception by SPI\_receiveData .

## 20.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the SPI module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the SPI module in 3wire master mode.

In the code snippet below, the configuration settings for SPI in 3wire master mode can be seen:

In this code snippet, the SPI module is configured and enabled for 3wire SPI operation using the DriverLib APIs:

## 20.4 Definitions

#### **Data Structures**

- struct \_eUSCI\_SPI\_MasterConfig
- struct eUSCI SPI SlaveConfig

#### **Functions**

- void EUSCI\_A\_SPI\_changeClockPhasePolarity (uint32\_t baseAddress, uint16\_t clockPhase, uint16\_t clockPolarity)
- void EUSCI\_A\_SPI\_clearInterruptFlag (uint32\_t baseAddress, uint8\_t mask)
- void EUSCI A SPI disable (uint32 t baseAddress)
- void EUSCI A SPI disableInterrupt (uint32 t baseAddress, uint8 t mask)
- void EUSCI A SPI enable (uint32 t baseAddress)
- void EUSCI\_A\_SPI\_enableInterrupt (uint32\_t baseAddress, uint8\_t mask)
- uint8\_t EUSCI\_A\_SPI\_getInterruptStatus (uint32\_t baseAddress, uint8\_t mask)
- uint32\_t EUSCI\_A\_SPI\_getReceiveBufferAddressForDMA (uint32\_t baseAddress)
- uint32\_t EUSCI\_A\_SPI\_getTransmitBufferAddressForDMA (uint32\_t baseAddress)
- bool EUSCI\_A\_SPI\_isBusy (uint32\_t baseAddress)
- void EUSCI\_A\_SPI\_masterChangeClock (uint32\_t baseAddress, uint32\_t clockSourceFrequency, uint32\_t desiredSpiClock)
- uint8 t EUSCI A SPI receiveData (uint32 t baseAddress)
- void EUSCI\_A\_SPI\_select4PinFunctionality (uint32\_t baseAddress, uint8\_t select4PinFunctionality)
- bool EUSCI\_A\_SPI\_slaveInit (uint32\_t baseAddress, uint16\_t msbFirst, uint16\_t clockPhase, uint16\_t clockPolarity, uint16\_t spiMode)
- void EUSCI\_A\_SPI\_transmitData (uint32\_t baseAddress, uint8\_t transmitData)
- void EUSCI\_B\_SPI\_changeClockPhasePolarity (uint32\_t baseAddress, uint16\_t clockPhase, uint16 t clockPolarity)
- void EUSCI\_B\_SPI\_clearInterruptFlag (uint32\_t baseAddress, uint8\_t mask)
- void EUSCI B SPI disable (uint32 t baseAddress)
- void EUSCI\_B\_SPI\_disableInterrupt (uint32\_t baseAddress, uint8\_t mask)
- void EUSCI\_B\_SPI\_enable (uint32\_t baseAddress)
- void EUSCI\_B\_SPI\_enableInterrupt (uint32\_t baseAddress, uint8\_t mask)
- uint8\_t EUSCI\_B\_SPI\_getInterruptStatus (uint32\_t baseAddress, uint8\_t mask)
- uint32\_t EUSCI\_B\_SPI\_getReceiveBufferAddressForDMA (uint32\_t baseAddress)
- uint32\_t EUSCI\_B\_SPI\_getTransmitBufferAddressForDMA (uint32\_t baseAddress)
- bool EUSCI\_B\_SPI\_isBusy (uint32\_t baseAddress)
- void EUSCI\_B\_SPI\_masterChangeClock (uint32\_t baseAddress, uint32\_t clockSourceFrequency, uint32\_t desiredSpiClock)
- uint8\_t EUSCI\_B\_SPI\_receiveData (uint32\_t baseAddress)
- void EUSCI\_B\_SPI\_select4PinFunctionality (uint32\_t baseAddress, uint8\_t select4PinFunctionality)
- bool EUSCI\_B\_SPI\_slaveInit (uint32\_t baseAddress, uint16\_t msbFirst, uint16\_t clockPhase, uint16\_t clockPolarity, uint16\_t spiMode)
- void EUSCI\_B\_SPI\_transmitData (uint32\_t baseAddress, uint8\_t transmitData)
- void SPI\_changeClockPhasePolarity (uint32\_t moduleInstance, uint\_fast16\_t clockPhase, uint\_fast16\_t clockPolarity)
- void SPI\_changeMasterClock (uint32\_t moduleInstance, uint32\_t clockSourceFrequency, uint32\_t desiredSpiClock)
- void SPI\_clearInterruptFlag (uint32\_t moduleInstance, uint\_fast8\_t mask)
- void SPI disableInterrupt (uint32 t moduleInstance, uint fast8 t mask)
- void SPI\_disableModule (uint32\_t moduleInstance)

- void SPI enableInterrupt (uint32 t moduleInstance, uint fast8 t mask)
- void SPI enableModule (uint32 t moduleInstance)
- uint fast8 t SPI getEnabledInterruptStatus (uint32 t moduleInstance)
- uint fast8 t SPI getInterruptStatus (uint32 t moduleInstance, uint16 t mask)
- uint32 t SPI getReceiveBufferAddressForDMA (uint32 t moduleInstance)
- uint32 t SPI getTransmitBufferAddressForDMA (uint32 t moduleInstance)
- bool SPI\_initMaster (uint32\_t moduleInstance, const eUSCI\_SPI\_MasterConfig \*config)
- bool SPI initSlave (uint32 t moduleInstance, const eUSCI SPI SlaveConfig \*config)
- uint fast8 t SPI isBusy (uint32 t moduleInstance)
- uint8\_t SPI\_receiveData (uint32\_t moduleInstance)
- void SPI\_registerInterrupt (uint32\_t moduleInstance, void(\*intHandler)(void))
- void SPI\_selectFourPinFunctionality (uint32\_t moduleInstance, uint\_fast8\_t select4PinFunctionality)
- void SPI transmitData (uint32 t moduleInstance, uint fast8 t transmitData)
- void SPI unregisterInterrupt (uint32 t moduleInstance)

## 20.4.1 Detailed Description

The code for this module is contained in driverlib/spi.c, with driverlib/spi.h containing the API declarations for use by applications.

## 20.4.2 Function Documentation

20.4.2.1 void EUSCI\_A\_SPI\_changeClockPhasePolarity ( uint32\_t baseAddress, uint16\_t clockPhase, uint16 t clockPolarity )

Changes the SPI colock phase and polarity. At the end of this function call, SPI module is left enabled.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.
clockPhase	is clock phase select. Valid values are:
	■ EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default]
	■ EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
clockPolarity	is clock polarity select Valid values are:
	■ EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
	■ EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default]

Modified bits are **EUSCI\_A\_CTLW0\_CKPL**, **EUSCI\_A\_CTLW0\_CKPH** and **UCSWRST** of **UCAxCTLW0** register.

#### Returns

None

Referenced by SPI\_changeClockPhasePolarity().

20.4.2.2 void EUSCI\_A\_SPI\_clearInterruptFlag ( uint32\_t baseAddress, uint8\_t mask )

Clears the selected SPI interrupt status flag.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.	
mask	is the masked interrupt flag to be cleared. Mask value is the logical OR of any of the	
	following:	
	■ EUSCI_A_SPI_TRANSMIT_INTERRUPT	
	■ EUSCI A SPI RECEIVE INTERRUPT	

Modified bits of **UCAxIFG** register.

#### **Returns**

None

Referenced by SPI\_clearInterruptFlag().

#### 20.4.2.3 void EUSCI A SPI disable ( uint32 t baseAddress )

Disables the SPI block.

This will disable operation of the SPI block.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.	

Modified bits are UCSWRST of UCAxCTLW0 register.

#### **Returns**

None

Referenced by SPI disableModule().

## 20.4.2.4 void EUSCI\_A\_SPI\_disableInterrupt ( uint32\_t baseAddress, uint8\_t mask )

Disables individual SPI interrupt sources.

Disables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.
mask	is the bit mask of the interrupt sources to be disabled. Mask value is the logical OR of any of the following:
	■ EUSCI_A SPI_TRANSMIT_INTERRUPT
	■ EUSCI_A_SPI_RECEIVE_INTERRUPT

Modified bits of **UCAxIE** register.

#### **Returns**

None

Referenced by SPI\_disableInterrupt().

## 20.4.2.5 void EUSCI A SPI enable ( uint32 t baseAddress )

Enables the SPI block.

This will enable operation of the SPI block.

baseAddress	is the base address of the EUSCI_A_SPI module.

Modified bits are UCSWRST of UCAxCTLW0 register.

#### Returns

None

Referenced by SPI\_enableModule().

## 20.4.2.6 void EUSCI\_A\_SPI\_enableInterrupt ( uint32\_t baseAddress, uint8\_t mask )

Enables individual SPI interrupt sources.

Enables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. Does not clear interrupt flags.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.
mask	is the bit mask of the interrupt sources to be enabled. Mask value is the logical OR of any of the following:
	■ EUSCI_A_SPI_TRANSMIT_INTERRUPT
	■ EUSCI_A_SPI_RECEIVE_INTERRUPT

Modified bits of UCAxIFG register and bits of UCAxIE register.

#### **Returns**

None

Referenced by SPI enableInterrupt().

# 20.4.2.7 uint8\_t EUSCI\_A\_SPI\_getInterruptStatus ( uint32\_t baseAddress, uint8\_t mask )

Gets the current SPI interrupt status.

This returns the interrupt status for the SPI module based on which flag is passed.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.
mask	is the masked interrupt flag status to be returned. Mask value is the logical OR of any of
	the following:
	■ EUSCI_A_SPI_TRANSMIT_INTERRUPT
	■ EUSCI_A_SPI_RECEIVE_INTERRUPT

#### **Returns**

Logical OR of any of the following:

- EUSCI\_A\_SPI\_TRANSMIT\_INTERRUPT
- EUSCI\_A\_SPI\_RECEIVE\_INTERRUPT indicating the status of the masked interrupts

Referenced by SPI\_getInterruptStatus().

## 20.4.2.8 uint32\_t EUSCI\_A\_SPI\_getReceiveBufferAddressForDMA ( uint32\_t baseAddress )

Returns the address of the RX Buffer of the SPI for the DMA module.

Returns the address of the SPI RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.

**Parameters** 

baseAddress is the base address of the EUSCI A SPI module.

#### Returns

the address of the RX Buffer

Referenced by SPI\_getReceiveBufferAddressForDMA().

# 20.4.2.9 uint32\_t EUSCI\_A\_SPI\_getTransmitBufferAddressForDMA ( uint32\_t baseAddress )

Returns the address of the TX Buffer of the SPI for the DMA module.

Returns the address of the SPI TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.

**Parameters** 

baseAddress is the base address of the EUSCI\_A\_SPI module.

#### Returns

the address of the TX Buffer

Referenced by SPI getTransmitBufferAddressForDMA().

## 20.4.2.10 bool EUSCI\_A\_SPI\_isBusy ( uint32\_t baseAddress )

Indicates whether or not the SPI bus is busy.

This function returns an indication of whether or not the SPI bus is busy. This function checks the status of the bus via UCBBUSY bit

baseAddress is the base address of the EUSCI_A_SPI module.
--

#### Returns

true if busy, false otherwise

Referenced by SPI\_isBusy().

# 20.4.2.11 void EUSCI\_A\_SPI\_masterChangeClock ( uint32\_t baseAddress, uint32\_t clockSourceFrequency, uint32\_t desiredSpiClock )

Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.
clockSourceFre-	is the frequency of the slected clock source
quency	
desiredSpiClock	is the desired clock rate for SPI communication

Modified bits are **UCSWRST** of **UCAxCTLW0** register.

#### Returns

None

Referenced by SPI\_changeMasterClock().

#### 20.4.2.12 uint8 t EUSCI A SPI receiveData ( uint32 t baseAddress )

Receives a byte that has been sent to the SPI Module.

This function reads a byte of data from the SPI receive data Register.

#### **Parameters**

#### Returns

Returns the byte received from by the SPI module, cast as an uint8\_t.

Referenced by SPI receiveData().

# 20.4.2.13 void EUSCI\_A\_SPI\_select4PinFunctionality ( uint32\_t baseAddress, uint8\_t select4PinFunctionality )

Selects 4Pin Functionality.

This function should be invoked only in 4-wire mode. Invoking this function has no effect in 3-wire mode.

baseAddress	is the base address of the EUSCI_A_SPI module.
se-	Server   Provident Survey   Servey   Servey
lect4PinFunctiona	lity ■ EUSCI_A_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS
	■ EUSCI_A_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE

Modified bits are **UCSTEM** of **UCAxCTLW0** register.

#### Returns

None

Referenced by SPI\_selectFourPinFunctionality().

20.4.2.14 bool EUSCI\_A\_SPI\_slaveInit ( uint32\_t baseAddress, uint16\_t msbFirst, uint16\_t clockPhase, uint16\_t clockPolarity, uint16\_t spiMode )

Initializes the SPI Slave block.

Upon successful initialization of the SPI slave block, this function will have initalized the slave block, but the SPI Slave block still remains disabled and must be enabled with EUSCI A SPI enable()

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI Slave module.
msbFirst	controls the direction of the receive and transmit shift register. Valid values are:
	■ EUSCI_A_SPI_MSB_FIRST
	■ EUSCI_A_SPI_LSB_FIRST [Default]
clockPhase	is clock phase select. Valid values are:
	■ EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default]
	■ EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
clockPolarity	is clock polarity select Valid values are:
	■ EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
	■ EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default]
spiMode	is SPI mode select Valid values are:
	■ EUSCI_A_SPI_3PIN
	■ EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH
	■ EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW
1	

Modified bits are EUSCI\_A\_CTLW0\_MSB, EUSCI\_A\_CTLW0\_MST, EUSCI\_A\_CTLW0\_SEVENBIT, EUSCI\_A\_CTLW0\_CKPL, EUSCI\_A\_CTLW0\_CKPH, UCMODE and UCSWRST of UCAxCTLW0 register.

#### **Returns**

STATUS SUCCESS

## 20.4.2.15 void EUSCI\_A\_SPI\_transmitData ( uint32\_t baseAddress, uint8\_t transmitData )

Transmits a byte from the SPI Module.

This function will place the supplied data into SPI trasmit data register to start transmission.

#### **Parameters**

baseAddress	is the base address of the EUSCI_A_SPI module.
transmitData	data to be transmitted from the SPI module

#### **Returns**

None

Referenced by SPI\_transmitData().

# 20.4.2.16 void EUSCI\_B\_SPI\_changeClockPhasePolarity ( uint32\_t baseAddress, uint16\_t clockPhase, uint16 t clockPolarity )

Changes the SPI colock phase and polarity. At the end of this function call, SPI module is left enabled.

#### **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.
clockPhase	is clock phase select. Valid values are:
	■ EUSCI_B_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default]
	■ EUSCI_B_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
clockPolarity	is clock polarity select Valid values are:
	■ EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
	■ EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default]

Modified bits are **EUSCI\_A\_CTLW0\_CKPL**, **EUSCI\_A\_CTLW0\_CKPH** and **UCSWRST** of **UCAxCTLW0** register.

#### Returns

None

Referenced by SPI changeClockPhasePolarity().

### 20.4.2.17 void EUSCI B SPI clearInterruptFlag ( uint32 t baseAddress, uint8 t mask )

Clears the selected SPI interrupt status flag.

baseAddress	is the base address of the EUSCI_B_SPI module.
mask	is the masked interrupt flag to be cleared. Mask value is the logical OR of any of the
	following:
	■ EUSCI_B_SPI_TRANSMIT_INTERRUPT
	■ EUSCI_B_SPI_RECEIVE_INTERRUPT

Modified bits of **UCAxIFG** register.

#### **Returns**

None

Referenced by SPI\_clearInterruptFlag().

## 20.4.2.18 void EUSCI\_B\_SPI\_disable ( uint32\_t baseAddress )

Disables the SPI block.

This will disable operation of the SPI block.

#### **Parameters**

haca Addrace	is the base address of the EUSCL B SPI module.
baseAddress	is the base address of the EOSCI_B_SFT module.

Modified bits are UCSWRST of UCBxCTLW0 register.

#### Returns

None

Referenced by SPI disableModule().

## 20.4.2.19 void EUSCI B SPI disableInterrupt ( uint32 t baseAddress, uint8 t mask )

Disables individual SPI interrupt sources.

Disables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.
mask	is the bit mask of the interrupt sources to be disabled. Mask value is the logical OR of any
	of the following:
	■ EUSCI_B_SPI_TRANSMIT_INTERRUPT
	■ EUSCI B SPI RECEIVE INTERRUPT

Modified bits of **UCAxIE** register.

#### Returns

None

Referenced by SPI\_disableInterrupt().

### 20.4.2.20 void EUSCI B SPI enable ( uint32 t baseAddress )

Enables the SPI block.

This will enable operation of the SPI block.

**Parameters** 

baseAddress is the base address of the EUSCI\_B\_SPI module.

Modified bits are UCSWRST of UCBxCTLW0 register.

#### Returns

None

Referenced by SPI\_enableModule().

### 20.4.2.21 void EUSCI B SPI enableInterrupt ( uint32 t baseAddress, uint8 t mask )

Enables individual SPI interrupt sources.

Enables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. Does not clear interrupt flags.

#### **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.
mask	is the bit mask of the interrupt sources to be enabled. Mask value is the logical OR of any of the following:
	■ EUSCI_B_SPI_TRANSMIT_INTERRUPT
	■ EUSCI_B_SPI_RECEIVE_INTERRUPT

Modified bits of UCAxIFG register and bits of UCAxIE register.

#### **Returns**

None

Referenced by SPI\_enableInterrupt().

# 20.4.2.22 uint8\_t EUSCI\_B\_SPI\_getInterruptStatus ( uint32\_t baseAddress, uint8\_t mask )

Gets the current SPI interrupt status.

This returns the interrupt status for the SPI module based on which flag is passed.

baseAddress	is the base address of the EUSCI_B_SPI module.
mask	is the masked interrupt flag status to be returned. Mask value is the logical OR of any of
	the following:
	■ EUSCI_B_SPI_TRANSMIT_INTERRUPT
	■ EUSCI_B_SPI_RECEIVE_INTERRUPT

#### Returns

Logical OR of any of the following:

- **EUSCI B SPI TRANSMIT INTERRUPT**
- EUSCI\_B\_SPI\_RECEIVE\_INTERRUPT indicating the status of the masked interrupts

Referenced by SPI getInterruptStatus().

# 20.4.2.23 uint32\_t EUSCI\_B\_SPI\_getReceiveBufferAddressForDMA ( uint32\_t baseAddress )

Returns the address of the RX Buffer of the SPI for the DMA module.

Returns the address of the SPI RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.

### **Parameters**

haseAddress ∣ i	is the base address	of the FUSCL R	SPI module

#### Returns

the address of the RX Buffer

Referenced by SPI\_getReceiveBufferAddressForDMA().

# 20.4.2.24 uint32\_t EUSCI\_B\_SPI\_getTransmitBufferAddressForDMA ( uint32\_t baseAddress )

Returns the address of the TX Buffer of the SPI for the DMA module.

Returns the address of the SPI TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.

## **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.	

#### Returns

the address of the TX Buffer

Referenced by SPI getTransmitBufferAddressForDMA().

## 20.4.2.25 bool EUSCI\_B\_SPI\_isBusy ( uint32\_t baseAddress )

Indicates whether or not the SPI bus is busy.

This function returns an indication of whether or not the SPI bus is busy. This function checks the status of the bus via UCBBUSY bit

**Parameters** 

baseAddress is the base address of the EUSCI B SPI module.

### Returns

true if busy, false otherwise

Referenced by SPI\_isBusy().

# 20.4.2.26 void EUSCI\_B\_SPI\_masterChangeClock ( uint32\_t baseAddress, uint32\_t clockSourceFrequency, uint32\_t desiredSpiClock )

Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled.

#### **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.
clockSourceFre-	is the frequency of the slected clock source
quency	
desiredSpiClock	is the desired clock rate for SPI communication

Modified bits are UCSWRST of UCAxCTLW0 register.

#### Returns

None

Referenced by SPI\_changeMasterClock().

## 20.4.2.27 uint8 t EUSCI B SPI receiveData ( uint32 t baseAddress )

Receives a byte that has been sent to the SPI Module.

This function reads a byte of data from the SPI receive data Register.

#### **Parameters**

baseAddress is the base address of the EUSCI\_B\_SPI module.

## **Returns**

Returns the byte received from by the SPI module, cast as an uint8\_t.

Referenced by SPI receiveData().

# 20.4.2.28 void EUSCI\_B\_SPI\_select4PinFunctionality ( uint32\_t baseAddress, uint8\_t select4PinFunctionality )

Selects 4Pin Functionality.

This function should be invoked only in 4-wire mode. Invoking this function has no effect in 3-wire mode.

#### **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.
	selects 4 pin functionality Valid values are:
lect4PinFunctiona	lity ■ EUSCI_B_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS
	■ EUSCI_B_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE

Modified bits are **UCSTEM** of **UCAxCTLW0** register.

### **Returns**

None

Referenced by SPI selectFourPinFunctionality().

# 20.4.2.29 bool EUSCI\_B\_SPI\_slaveInit ( uint32\_t baseAddress, uint16\_t msbFirst, uint16\_t clockPhase, uint16\_t clockPolarity, uint16\_t spiMode )

Initializes the SPI Slave block.

Upon successful initialization of the SPI slave block, this function will have initalized the slave block, but the SPI Slave block still remains disabled and must be enabled with EUSCI\_B\_SPI\_enable()

## **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI Slave module.
msbFirst	controls the direction of the receive and transmit shift register. Valid values are:
	■ EUSCI_B_SPI_MSB_FIRST
	■ EUSCI_B_SPI_LSB_FIRST [Default]

clockPhase	is clock phase select. Valid values are:
	■ EUSCI_B_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default]
	■ EUSCI_B_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
clockPolarity	is clock polarity select Valid values are:
	■ EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
	■ EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default]
spiMode	is SPI mode select Valid values are:
	■ EUSCI_B_SPI_3PIN
	■ EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_HIGH
	■ EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_LOW

Modified bits are EUSCI\_A\_CTLW0\_MSB, EUSCI\_A\_CTLW0\_MST, EUSCI\_A\_CTLW0\_SEVENBIT, EUSCI\_A\_CTLW0\_CKPL, EUSCI\_A\_CTLW0\_CKPH, UCMODE and UCSWRST of UCAxCTLW0 register.

#### Returns

STATUS\_SUCCESS

20.4.2.30 void EUSCI\_B\_SPI\_transmitData ( uint32\_t baseAddress, uint8\_t transmitData )

Transmits a byte from the SPI Module.

This function will place the supplied data into SPI trasmit data register to start transmission.

## **Parameters**

baseAddress	is the base address of the EUSCI_B_SPI module.
transmitData	data to be transmitted from the SPI module

#### Returns

None

Referenced by SPI transmitData().

20.4.2.31 void SPI\_changeClockPhasePolarity ( uint32\_t moduleInstance, uint\_fast16\_t clockPhase, uint\_fast16\_t clockPolarity )

Changes the SPI clock phase and polarity. At the end of this function call, SPI module is left enabled.

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
clockPhase	is clock phase select. Valid values are:
	■ EUSCI_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default Value]
	■ EUSCI_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
clockPolarity	is clock polarity select. Valid values are:
	■ EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
	■ EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default Value]

Modified bits are UCSWRST, UCCKPH, UCCKPL, UCSWRST bits of UCAxCTLW0

## **Returns**

None

References EUSCI\_A\_SPI\_changeClockPhasePolarity(), and EUSCI\_B\_SPI\_changeClockPhasePolarity().

20.4.2.32 void SPI\_changeMasterClock ( uint32\_t moduleInstance, uint32\_t clockSourceFrequency, uint32\_t desiredSpiClock )

Initializes the SPI Master clock. At the end of this function call, SPI module is left enabled.

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
clockSourceFre-	is the frequency of the selected clock source
quency	
desiredSpiClock	is the desired clock rate for SPI communication.

Modified bits are UCSWRST bit of UCAxCTLW0 register and UCAxBRW register

## **Returns**

None

 $References\ EUSCI\_A\_SPI\_masterChangeClock(),\ and\ EUSCI\_B\_SPI\_masterChangeClock().$ 

## 20.4.2.33 void SPI\_clearInterruptFlag ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Clears the selected SPI interrupt status flag.

## **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

*mask* is the masked interrupt flag to be cleared.

The mask parameter is the logical OR of any of the following:

- EUSCI SPI RECEIVE INTERRUPT -Receive interrupt
- EUSCI\_SPI\_TRANSMIT\_INTERRUPT Transmit interrupt Modified registers are UCAxIFG.

#### Returns

None

References EUSCI\_A\_SPI\_clearInterruptFlag(), and EUSCI\_B\_SPI\_clearInterruptFlag().

20.4.2.34 void SPI\_disableInterrupt ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Disables individual SPI interrupt sources.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:  ■ EUSCI_A0_BASE  ■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE ■ EUSCI A3 BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
maak	is the hit mank of the interrupt courses to be disabled
mask	is the bit mask of the interrupt sources to be disabled.

Disables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The mask parameter is the logical OR of any of the following:

- EUSCI\_SPI\_RECEIVE\_INTERRUPT Receive interrupt
- EUSCI\_SPI\_TRANSMIT\_INTERRUPT Transmit interrupt

Modified register is **UCAxIE** 

## **Returns**

None.

References EUSCI\_A\_SPI\_disableInterrupt(), and EUSCI\_B\_SPI\_disableInterrupt().

20.4.2.35 void SPI\_disableModule ( uint32\_t moduleInstance )

Disables the SPI block.

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

This will disable operation of the SPI block.

Modified bits are UCSWRST bit of UCAxCTLW0 register.

## **Returns**

None.

References EUSCI\_A\_SPI\_disable(), and EUSCI\_B\_SPI\_disable().

## 20.4.2.36 void SPI\_enableInterrupt ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Enables individual SPI interrupt sources.

## **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

*mask* is the bit mask of the interrupt sources to be enabled.

Enables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The mask parameter is the logical OR of any of the following:

- EUSCI SPI RECEIVE INTERRUPT Receive interrupt
- EUSCI\_SPI\_TRANSMIT\_INTERRUPT Transmit interrupt

Modified registers are UCAxIFG and UCAxIE

#### Returns

None.

References EUSCI\_A\_SPI\_enableInterrupt(), and EUSCI\_B\_SPI\_enableInterrupt().

## 20.4.2.37 void SPI\_enableModule ( uint32\_t *moduleInstance* )

Enables the SPI block.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

This will enable operation of the SPI block. Modified bits are **UCSWRST** bit of **UCAxCTLW0** register.

## **Returns**

None.

References EUSCI\_A\_SPI\_enable(), and EUSCI\_B\_SPI\_enable().

## 20.4.2.38 uint fast8 t SPI getEnabledInterruptStatus ( uint32 t moduleInstance )

Gets the current SPI interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

Modified registers are UCAxIFG.

## **Returns**

The current interrupt status as the mask of the set flags Mask parameter can be either any of the following selection:

- EUSCI\_SPI\_RECEIVE\_INTERRUPT -Receive interrupt
- EUSCI\_SPI\_TRANSMIT\_INTERRUPT Transmit interrupt

References SPI\_getInterruptStatus().

20.4.2.39 uint\_fast8\_t SPI\_getInterruptStatus ( uint32\_t moduleInstance, uint16\_t mask )

Gets the current SPI interrupt status.

## **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
mask	Mask of interrupt to filter. This can include:
	■ EUSCI_SPI_RECEIVE_INTERRUPT -Receive interrupt
	■ EUSCI_SPI_TRANSMIT_INTERRUPT - Transmit interrupt

Modified registers are UCAxIFG.

## **Returns**

The current interrupt status as the mask of the set flags Mask parameter can be either any of the following selection:

- EUSCI\_SPI\_RECEIVE\_INTERRUPT -Receive interrupt
- EUSCI\_SPI\_TRANSMIT\_INTERRUPT Transmit interrupt

References EUSCI\_A\_SPI\_getInterruptStatus(), and EUSCI\_B\_SPI\_getInterruptStatus(). Referenced by SPI\_getEnabledInterruptStatus().

## 20.4.2.40 uint32\_t SPI\_getReceiveBufferAddressForDMA ( uint32\_t moduleInstance )

Returns the address of the RX Buffer of the SPI for the DMA module.

### **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

Returns the address of the SPI RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.

### **Returns**

**NONE** 

References EUSCI\_A\_SPI\_getReceiveBufferAddressForDMA(), and EUSCI\_B\_SPI\_getReceiveBufferAddressForDMA().

## 20.4.2.41 uint32 t SPI getTransmitBufferAddressForDMA ( uint32 t moduleInstance )

Returns the address of the TX Buffer of the SPI for the DMA module.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

Returns the address of the SPI TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.

### **Returns**

NONE

References EUSCI\_A\_SPI\_getTransmitBufferAddressForDMA(), and EUSCI\_B\_SPI\_getTransmitBufferAddressForDMA().

# 20.4.2.42 bool SPI\_initMaster ( uint32\_t moduleInstance, const eUSCI\_SPI\_MasterConfig \* config )

Initializes the SPI Master block.

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:  EUSCI_A0_BASE  EUSCI_A1_BASE  EUSCI_A2_BASE  EUSCI_A3_BASE  EUSCI_B0_BASE  EUSCI_B1_BASE  EUSCI_B2_BASE  EUSCI_B3_BASE
config	Configuration structure for SPI master mode

## Configuration options for eUSCI\_SPI\_MasterConfig structure.

## **Parameters**

selects clock source. Valid values are
■ EUSCI_SPI_CLOCKSOURCE_ACLK
■ EUSCI_SPI_CLOCKSOURCE_SMCLK
is the frequency of the selected clock source
is the desired clock rate for SPI communication
controls the direction of the receive and transmit shift register. Valid values are
■ EUSCI_SPI_MSB_FIRST
■ EUSCI_SPI_LSB_FIRST [Default Value]
is clock phase select. Valid values are
■ EUSCI_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default Value]
■ EUSCI_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
is clock polarity select. Valid values are
■ EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
■ EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default Value]

spiMode	is SPI mode select. Valid values are
	■ EUSCI_SPI_3PIN [Default Value]
	■ EUSCI_SPI_4PIN_UCxSTE_ACTIVE_HIGH
	■ EUSCI_SPI_4PIN_UCxSTE_ACTIVE_LOW Upon successful initialization of the SPI master block, this function will have set the bus speed for the master, but the SPI Master block still remains disabled and must be enabled with SPI_enableModule()

Modified bits are UCCKPH, UCCKPL, UC7BIT, UCMSB, UCSSELx, UCSWRST bits of UCAxCTLW0 register

## **Returns**

true

# 20.4.2.43 bool SPI\_initSlave ( uint32\_t moduleInstance, const eUSCI\_SPI\_SlaveConfig \* config )

Initializes the SPI Slave block.

## **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

config Configuration structure for SPI slave mode

## Configuration options for eUSCI\_SPI\_SlaveConfig structure.

## **Parameters**

msbFirst	controls the direction of the receive and transmit shift register. Valid values are
	■ EUSCI_SPI_MSB_FIRST
	■ EUSCI_SPI_LSB_FIRST [Default Value]
clockPhase	is clock phase select. Valid values are
	■ EUSCI_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT [Default Value]
	■ EUSCI_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
clockPolarity	is clock polarity select. Valid values are
	■ EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
	■ EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_LOW [Default Value]
spiMode	is SPI mode select. Valid values are
	■ EUSCI_SPI_3PIN [Default Value]
	■ EUSCI_SPI_4PIN_UCxSTE_ACTIVE_HIGH
	■ EUSCI_SPI_4PIN_UCxSTE_ACTIVE_LOW Upon successful initialization of the SPI slave block, this function will have initialized the slave block, but the SPI Slave block still remains disabled and must be enabled with SPI_enableModule()

Modified bits are UCMSB, UC7BIT, UCMST, UCCKPL, UCCKPH, UCMODE, UCSWRST bits of UCAxCTLW0

#### **Returns**

true

20.4.2.44 uint\_fast8\_t SPI\_isBusy ( uint32\_t moduleInstance )

Indicates whether or not the SPI bus is busy.

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

This function returns an indication of whether or not the SPI bus is busy. This function checks the status of the bus via UCBBUSY bit

#### Returns

EUSCI\_SPI\_BUSY if the SPI module transmitting or receiving is busy; otherwise, returns EUSCI\_SPI\_NOT\_BUSY.

References EUSCI\_A\_SPI\_isBusy(), and EUSCI\_B\_SPI\_isBusy().

## 20.4.2.45 uint8\_t SPI\_receiveData ( uint32\_t moduleInstance )

Receives a byte that has been sent to the SPI Module.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

This function reads a byte of data from the SPI receive data Register.

## Returns

Returns the byte received from by the SPI module, cast as an uint8\_t.

References EUSCI\_A\_SPI\_receiveData(), and EUSCI\_B\_SPI\_receiveData().

20.4.2.46 void SPI\_registerInterrupt ( uint32\_t moduleInstance, void(\*)(void) intHandler )

Registers an interrupt handler for the timer capture compare interrupt.

moduleInstance	is the instance of the eUSCI (SPI) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE It is important to note that for eUSCI modules, only "B" modules such as EUSCI_B0 can be used. "A" modules such as EUSCI_A0 do not support the I2C mode.
intHandler	is a pointer to the function to be called when the timer capture compare interrupt occurs.

This function registers the handler to be called when a timer interrupt occurs. This function enables the global interrupt in the interrupt controller; specific SPI interrupts must be enabled via SPI\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via SPI\_clearInterruptFlag().

### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

20.4.2.47 void SPI\_selectFourPinFunctionality ( uint32\_t moduleInstance, uint\_fast8\_t select4PinFunctionality )

Selects 4Pin Functionality

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE
se-	selects Clock source. Valid values are
lect4PinFunctiona	
	IIII ■ EUSCI_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS
	■ EUSCI_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE This function should be invoked only in 4-wire mode. Invoking this function has no effect in 3-wire mode.

Modified bits are **UCSTEM** bit of **UCAxCTLW0** register

## **Returns**

true

References EUSCI\_A\_SPI\_select4PinFunctionality(), and EUSCI\_B\_SPI\_select4PinFunctionality().

20.4.2.48 void SPI\_transmitData ( uint32\_t moduleInstance, uint\_fast8\_t transmitData )

Transmits a byte from the SPI Module.

## **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

transmitData data to be transmitted from the SPI module

This function will place the supplied data into SPI transmit data register to start transmission

Modified register is UCAxTXBUF

## **Returns**

None.

References EUSCI\_A\_SPI\_transmitData(), and EUSCI\_B\_SPI\_transmitData().

## 20.4.2.49 void SPI\_unregisterInterrupt ( uint32\_t moduleInstance )

Unregisters the interrupt handler for the timer

## **Parameters**

moduleInstance	is the instance of the eUSCI A/B module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	■ EUSCI_B0_BASE
	■ EUSCI_B1_BASE
	■ EUSCI_B2_BASE
	■ EUSCI_B3_BASE

This function unregisters the handler to be called when timer interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

## Returns

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 21 System Control Module (SysCtl)

Module Operation	307
Programming Example	307
Definitions	308

# 21.1 Module Operation

The SysCtl module is a conglomeration of miscellaneous system control modules that do not fit into any specific hardware peripheral.

Some of the functionalities of the SysCtl module include:

- Configure and enable/disable NMI sources
- Retrieve the SRAM/Flash size through software calls
- Disable/enable SRAM banks completely as well as disable retention during sleep
- Enable/disable GPIO glitch filters
- Change the type of reset that occurs on a WDT violation

# 21.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the SysCtl module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to retrieve the Flash and SRAM sizes using a software API. This is useful if the programmer is making a program that is meant to be run on multiple devices in the MSP432 family with different memory footprints.

```
int main(void)
{
    /* Variables we will store the sizes in. Declared volatile so the compiler
    * does not optimize out
    */
    volatile uint32_t sramSize, flashSize;

    /* Halting the Watchdog */
    MAP_WDT_A_holdTimer();

    sramSize = MAP_SysCtl_getSRAMSize();
    flashSize = MAP_SysCtl_getFlashSize();

    /* No operation. Set Breakpoint here */
    __no_operation();
}
```

# 21.3 Definitions

## **Functions**

- void SysCtl disableGlitchFilter (void)
- void SysCtl\_disableNMISource (uint\_fast8\_t flags)
- void SysCtl disablePeripheralAtCPUHalt (uint fast16 t devices)
- void SysCtl\_disableSRAMBank (uint\_fast8\_t sramBank)
- void SysCtl\_disableSRAMBankRetention (uint\_fast8\_t sramBank)
- void SysCtl\_enableGlitchFilter (void)
- void SysCtl enableNMISource (uint fast8 t flags)
- void SysCtl\_enablePeripheralAtCPUHalt (uint\_fast16\_t devices)
- void SysCtl enableSRAMBank (uint fast8 t sramBank)
- void SysCtl\_enableSRAMBankRetention (uint\_fast8\_t sramBank)
- uint\_least32\_t SysCtl\_getFlashSize (void)
- uint fast8 t SysCtl getNMlSourceStatus (void)
- uint\_least32\_t SysCtl\_getSRAMSize (void)
- uint fast16 t SysCtl getTempCalibrationConstant (uint32 t refVoltage, uint32 t temperature)
- void SysCtl\_getTLVInfo (uint\_fast8\_t tag, uint\_fast8\_t instance, uint\_fast8\_t \*length, uint32\_t\*
  \*\*data address)
- void SysCtl rebootDevice (void)
- void SysCtl setWDTPasswordViolationResetType (uint\_fast8\_t resetType)
- void SysCtl\_setWDTTimeoutResetType (uint\_fast8\_t resetType)

## 21.3.1 Detailed Description

The code for this module is contained in driverlib/sysctl.c, with driverlib/sysctl.h containing the API declarations for use by applications.

## 21.3.2 Function Documentation

## 21.3.2.1 void SysCtl\_disableGlitchFilter ( void )

Disables glitch suppression on the reset pin of the device. Refer to the device data sheet for specific information about glitch suppression

#### Returns

None.

## 21.3.2.2 void SysCtl\_disableNMISource ( uint\_fast8\_t flags )

Disables NMIs for the provided modules. When disabled, a NMI flag will not occur when a fault condition comes from the corresponding modules.

## **Parameters**

flags	The NMI sources to disable Can be a bitwise OR of the following parameters:
	■ SYSCTL_NMIPIN_SRC,
	■ SYSCTL_PCM_SRC,
	■ SYSCTL_PSS_SRC,
	■ SYSCTL_CS_SRC

Referenced by CS\_startHFXTWithTimeout(), and CS\_startLFXTWithTimeout().

## 21.3.2.3 void SysCtl\_disablePeripheralAtCPUHalt ( uint\_fast16\_t devices )

Makes it so that the provided peripherals will either halt execution after a CPU HALT. Parameters in this function can be combined to account for multiple peripherals. By default, all peripherals keep running after a CPU HALT.

#### **Parameters**

devices The peripherals to disable after a CPU HALT

The *devices* parameter can be a bitwise OR of the following values: This can be a bitwise OR of the following values:

- SYSCTL\_PERIPH\_DMA,
- SYSCTL\_PERIPH\_WDT,
- SYSCTL PERIPH ADC,
- SYSCTL PERIPH EUSCIB3,
- SYSCTL PERIPH EUSCIB2,
- SYSCTL PERIPH EUSCIB1
- SYSCTL\_PERIPH\_EUSCIB0,
- SYSCTL\_PERIPH\_EUSCIA3,
- SYSCTL\_PERIPH\_EUSCIA2

- SYSCTL PERIPH EUSCIA1,
- SYSCTL PERIPH EUSCIAO,
- SYSCTL PERIPH TIMER32 0 MODULE,
- SYSCTL PERIPH TIMER16 3,
- SYSCTL PERIPH TIMER16 2,
- SYSCTL\_PERIPH\_TIMER16\_1,
- SYSCTL\_PERIPH\_TIMER16\_0

#### Returns

None.

## 21.3.2.4 void SysCtl disableSRAMBank ( uint fast8 t sramBank )

Disables a set of banks in the SRAM. This can be used to optimize power consumption when every SRAM bank isn't needed. It is important to note that when a higher bank is disabled, all of the SRAM banks above that bank are also disabled. For example, if the user disables SYSCTL\_SRAM\_BANK5, the banks SYSCTL\_SRAM\_BANK6 through SYSCTL\_SRAM\_BANK7 will be disabled.

#### **Parameters**

sramBank	The SRAM bank tier to disable. Must be only one of the following values:
	■ SYSCTL_SRAM_BANK1,
	■ SYSCTL_SRAM_BANK2,
	■ SYSCTL_SRAM_BANK3,
	■ SYSCTL_SRAM_BANK4,
	■ SYSCTL_SRAM_BANK5,
	■ SYSCTL_SRAM_BANK6,
	■ SYSCTL_SRAM_BANK7

### **Note**

SYSCTL\_SRAM\_BANK0 is reserved and always enabled.

#### **Returns**

None.

## 21.3.2.5 void SysCtl\_disableSRAMBankRetention ( uint\_fast8\_t sramBank )

Disables retention of the specified SRAM bank register when the device goes into LPM3 mode. When the system is placed in LPM3 mode, the SRAM banks specified with this function will not be placed into retention mode. By default, retention of every SRAM bank except SYSCTL\_SRAM\_BANK0 (reserved) is disabled. Retention of individual banks can be set without the restrictions of the enable/disable SRAM bank functions.

sramBank	The SRAM banks to disable retention Can be a bitwise OR of the following values:
	■ SYSCTL_SRAM_BANK1,
	■ SYSCTL_SRAM_BANK2,
	■ SYSCTL_SRAM_BANK3,
	■ SYSCTL_SRAM_BANK4,
	■ SYSCTL_SRAM_BANK5,
	■ SYSCTL_SRAM_BANK6,
	■ SYSCTL_SRAM_BANK7

### **Note**

SYSCTL SRAM BANKO is reserved and retention is always enabled.

### Returns

None.

## 21.3.2.6 void SysCtl\_enableGlitchFilter ( void )

Enables glitch suppression on the reset pin of the device. Refer to the device data sheet for specific information about glitch suppression


#### Returns

None.

## 21.3.2.7 void SysCtl\_enableNMISource ( uint\_fast8\_t flags )

Enables NMIs for the provided modules. When enabled, a NMI flag will occur when a fault condition comes from the corresponding modules.

#### **Parameters**



Referenced by CS\_startHFXTWithTimeout(), and CS\_startLFXTWithTimeout().

## 21.3.2.8 void SysCtl\_enablePeripheralAtCPUHalt ( uint\_fast16\_t devices )

Makes it so that the provided peripherals will either halt execution after a CPU HALT. Parameters in this function can be combined to account for multiple peripherals. By default, all peripherals

keep running after a CPU HALT.

### devices

The peripherals to continue running after a CPU HALT This can be a bitwise OR of the following values:

- SYSCTL\_PERIPH\_DMA,
- SYSCTL\_PERIPH\_WDT,
- SYSCTL PERIPH ADC,
- SYSCTL PERIPH EUSCIB3,
- SYSCTL PERIPH EUSCIB2,
- SYSCTL\_PERIPH\_EUSCIB1
- SYSCTL PERIPH EUSCIBO,
- SYSCTL\_PERIPH\_EUSCIA3,
- SYSCTL\_PERIPH\_EUSCIA2
- SYSCTL\_PERIPH\_EUSCIA1,
- SYSCTL PERIPH EUSCIAO,
- SYSCTL\_PERIPH\_TIMER32\_0\_MODULE,
- SYSCTL PERIPH TIMER16 3,
- SYSCTL PERIPH TIMER16 2,
- SYSCTL PERIPH TIMER16 1,
- SYSCTL\_PERIPH\_TIMER16\_0

## Returns

None.

## 21.3.2.9 void SysCtl enableSRAMBank ( uint fast8 t sramBank )

Enables a set of banks in the SRAM. This can be used to optimize power consumption when every SRAM bank isn't needed. It is important to note that when a higher bank is enabled, all of the SRAM banks below that bank are also enabled. For example, if the user enables SYSCTL\_SRAM\_BANK7, the banks SYSCTL\_SRAM\_BANK1 through SYSCTL\_SRAM\_BANK7 will be enabled (SRAM\_BANK0 is reserved and always enabled).

### **Parameters**

sramBank	The SRAM bank tier to enable. Must be only one of the following values:
	■ SYSCTL_SRAM_BANK1,
	■ SYSCTL_SRAM_BANK2,
	■ SYSCTL_SRAM_BANK3,
	■ SYSCTL_SRAM_BANK4,
	■ SYSCTL_SRAM_BANK5,
	■ SYSCTL_SRAM_BANK6,
	■ SYSCTL SRAM BANK7

#### Note

**SYSCTL SRAM BANK0** is reserved and always enabled.

### Returns

None.

## 21.3.2.10 void SysCtl\_enableSRAMBankRetention ( uint\_fast8\_t sramBank )

Enables retention of the specified SRAM bank register when the device goes into LPM3 mode. When the system is placed in LPM3 mode, the SRAM banks specified with this function will be placed into retention mode. By default, retention of every SRAM bank except SYSCTL\_SRAM\_BANK0 (reserved) is disabled. Retention of individual banks can be set without the restrictions of the enable/disable functions.

#### **Parameters**

sramBank	The SRAM banks to enable retention Can be a bitwise OR of the following values:
	■ SYSCTL_SRAM_BANK1,
	■ SYSCTL_SRAM_BANK2,
	■ SYSCTL_SRAM_BANK3,
	■ SYSCTL_SRAM_BANK4,
	■ SYSCTL_SRAM_BANK5,
	■ SYSCTL_SRAM_BANK6,
	■ SYSCTL_SRAM_BANK7

#### Note

SYSCTL\_SRAM\_BANK0 is reserved and retention is always enabled.

## Returns

None.

## 21.3.2.11 uint\_least32\_t SysCtl\_getFlashSize (void)

Gets the size of the flash.

## **Returns**

The total number of bytes of flash.

Referenced by FlashCtl\_getMemoryInfo(), FlashCtl\_performMassErase(), and FlashCtl\_verifyMemory().

## 21.3.2.12 uint fast8 t SysCtl getNMISourceStatus ( void )

Returns the current sources of NMIs that are enabled

### **Returns**

Bitwise OR of NMI flags that are enabled

Referenced by CS\_startHFXTWithTimeout(), and CS\_startLFXTWithTimeout().

## 21.3.2.13 uint least32 t SysCtl getSRAMSize (void)

Gets the size of the SRAM.

#### Returns

The total number of bytes of SRAM.

# 21.3.2.14 uint\_fast16\_t SysCtl\_getTempCalibrationConstant ( uint32\_t refVoltage, uint32\_t temperature )

Retrieves the calibration constant of the temperature sensor to be used in temperature calculation.

#### **Parameters**

refVoltage Reference voltage being used.

The *refVoltage* parameter must be only one of the following values:

- SYSCTL 1 2V REF
- SYSCTL\_1\_45V\_REF
- SYSCTL 2 5V REF

### **Parameters**

temperature is the calibration temperature that the user wants to be returned.

The temperature parameter must be only one of the following values:

- SYSCTL\_30\_DEGREES\_C
- SYSCTL 85 DEGREES C

## Returns

None.

# 21.3.2.15 void SysCtl\_getTLVInfo ( uint\_fast8\_t tag, uint\_fast8\_t instance, uint\_fast8\_t \* length, uint32\_t \*\* data\_address )

The TLV structure uses a tag or base address to identify segments of the table where information is stored. Some examples of TLV tags are Peripheral Descriptor, Interrupts, Info Block and Die Record. This function retrieves the value of a tag and the length of the tag.

tag	represents the tag for which the information needs to be retrieved. Valid values are:
	■ TLV_TAG_RESERVED1
	■ TLV_TAG_RESERVED2
	■ TLV_TAG_CS
	■ TLV_TAG_FLASHCTL
	■ TLV_TAG_ADC14
	■ TLV_TAG_RESERVED6
	■ TLV_TAG_RESERVED7
	■ TLV_TAG_REF
	■ TLV_TAG_RESERVED9
	■ TLV_TAG_RESERVED10
	■ TLV_TAG_DEVINFO
	■ TLV_TAG_DIEREC
	■ TLV_TAG_RANDNUM
	■ TLV_TAG_RESERVED14
instance	In some cases a specific tag may have more than one instance. For example there may be multiple instances of timer calibration data present under a single Timer Cal tag. This variable specifies the instance for which information is to be retrieved (0, 1, etc.). When only one instance exists; 0 is passed.
length	Acts as a return through indirect reference. The function retrieves the value of the TLV tag length. This value is pointed to by *length and can be used by the application level once the function is called. If the specified tag is not found then the pointer is null 0.
data_address	acts as a return through indirect reference. Once the function is called data_address points to the pointer that holds the value retrieved from the specified TLV tag. If the specified tag is not found then the pointer is null 0.

#### Returns

None

Referenced by CS\_getDCOFrequency(), CS\_setDCOFrequency(), FlashCtl\_eraseSector(), and FlashCtl\_programMemory().

## 21.3.2.16 void SysCtl\_rebootDevice ( void )

Reboots the device and causes the device to re-initialize itself.

### Returns

This function does not return.

## 21.3.2.17 void SysCtl\_setWDTPasswordViolationResetType ( uint\_fast8\_t resetType )

Sets the type of RESET that happens when a watchdog password violation occurs.

resetType	The type of reset to set
-----------	--------------------------

The *resetType* parameter must be only one of the following values:

- SYSCTL\_HARD\_RESET,
- SYSCTL\_SOFT\_RESET

### Returns

None.

Referenced by WDT\_A\_setPasswordViolationReset().

## 21.3.2.18 void SysCtl\_setWDTTimeoutResetType ( uint\_fast8\_t resetType )

Sets the type of RESET that happens when a watchdog timeout occurs.

## **Parameters**

```
resetType The type of reset to set
```

The *resetType* parameter must be only one of the following values:

- SYSCTL\_HARD\_RESET,
- SYSCTL\_SOFT\_RESET

#### Returns

None.

Referenced by WDT\_A\_setTimeoutReset().

# 22 System Tick (SysTick)

Module Operation	319
Programming Example	319
Definitions	320

# 22.1 Module Operation

SysTick is a simple timer that is part of the NVIC controller in the Cortex-M microprocessor. Its intended purpose is to provide a periodic interrupt for an RTOS, but it can be used for other simple timing purposes.

The SysTick interrupt handler does not need to clear the SysTick interrupt source as it is cleared automatically by the NVIC when the SysTick interrupt handler is called.

# 22.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the SysTick module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the SysTick module to interrupt periodically and blink an LED attached to P1.0.

```
int main(void)
    /* Halting the Watchdog */
   MAP_WDT_A_holdTimer();
    /* Configuring GPIO as an output */
   MAP_GPIO_setAsOutputPin(GPIO_PORT_P1, GPIO_PIN0);
    /* Configuring SysTick to trigger at 1500000 (MCLK is 3MHz so this will make
     * it toggle every 0.5s) */
    MAP SysTick enableModule();
    MAP_SysTick_setPeriod(1500000);
    MAP_Interrupt_enableSleepOnIsrExit();
   {\tt MAP\_SysTick\_enableInterrupt();}
    /* Enabling MASTER interrupts */
   MAP_Interrupt_enableMaster();
    while (1)
        MAP_PCM_gotoLPM0();
void SysTick_Handler(void)
   MAP_GPIO_toggleOutputOnPin(GPIO_PORT_P1, GPIO_PIN0);
```

# 22.3 Definitions

## **Functions**

- void SysTick\_disableInterrupt (void)
- void SysTick\_disableModule (void)
- void SysTick\_enableInterrupt (void)
- void SysTick\_enableModule (void)
- uint32\_t SysTick\_getPeriod (void)
- uint32\_t SysTick\_getValue (void)
- void SysTick\_registerInterrupt (void(\*intHandler)(void))
- void SysTick\_setPeriod (uint32\_t period)
- void SysTick\_unregisterInterrupt (void)

# 22.3.1 Detailed Description

The code for this module is contained in driverlib/systick.c, with driverlib/systick.h containing the API declarations for use by applications.

## 22.3.2 Function Documentation

## 22.3.2.1 void SysTick\_disableInterrupt (void)

Disables the SysTick interrupt.

This function disables the SysTick interrupt, preventing it from being reflected to the processor.

#### Returns

None.

## 22.3.2.2 void SysTick disableModule (void)

Disables the SysTick counter.

This function stops the SysTick counter. If an interrupt handler has been registered, it is not called until SysTick is restarted.

#### Returns

None.

## 22.3.2.3 void SysTick\_enableInterrupt (void)

Enables the SysTick interrupt.

This function enables the SysTick interrupt, allowing it to be reflected to the processor.

#### Note

The SysTick interrupt handler is not required to clear the SysTick interrupt source because it is cleared automatically by the NVIC when the interrupt handler is called.

#### Returns

None.

## 22.3.2.4 void SysTick enableModule (void)

Enables the SysTick counter.

This function starts the SysTick counter. If an interrupt handler has been registered, it is called when the SysTick counter rolls over.

## Note

Calling this function causes the SysTick counter to (re)commence counting from its current value. The counter is not automatically reloaded with the period as specified in a previous call to SysTick\_setPeriod(). If an immediate reload is required, the NVIC\_ST\_CURRENT register must be written to force the reload. Any write to this register clears the SysTick counter to 0 and causes a reload with the supplied period on the next clock.

### Returns

None.

## 22.3.2.5 uint32\_t SysTick\_getPeriod ( void )

Gets the period of the SysTick counter.

This function returns the rate at which the SysTick counter wraps, which equates to the number of processor clocks between interrupts.

### Returns

Returns the period of the SysTick counter.

## 22.3.2.6 uint32 t SysTick getValue (void)

Gets the current value of the SysTick counter.

This function returns the current value of the SysTick counter, which is a value between the period - 1 and zero, inclusive.

## Returns

Returns the current value of the SysTick counter.

## 22.3.2.7 void SysTick registerInterrupt ( void(\*)(void) intHandler )

Registers an interrupt handler for the SysTick interrupt.

**Parameters** 

intHandler | is a pointer to the function to be called when the SysTick interrupt occurs.

This function registers the handler to be called when a SysTick interrupt occurs.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### Returns

None.

References Interrupt registerInterrupt().

## 22.3.2.8 void SysTick setPeriod ( uint32 t period )

Sets the period of the SysTick counter.

period	is the number of clock ticks in each period of the SysTick counter and must be between 1
	and 16, 777, 216, inclusive.

This function sets the rate at which the SysTick counter wraps, which equates to the number of processor clocks between interrupts.

#### Note

Calling this function does not cause the SysTick counter to reload immediately. If an immediate reload is required, the **NVIC\_ST\_CURRENT** register must be written. Any write to this register clears the SysTick counter to 0 and causes a reload with the *period* supplied here on the next clock after SysTick is enabled.

### Returns

None.

## 22.3.2.9 void SysTick\_unregisterInterrupt (void)

Unregisters the interrupt handler for the SysTick interrupt.

This function unregisters the handler to be called when a SysTick interrupt occurs.

## See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

## **Returns**

None.

References Interrupt\_unregisterInterrupt().

# 23 32-bit ARM Timer (Timer32)

Module Operation	324
Basic Operation Modes	324
Programming Example	325
Definitions	326

# 23.1 Module Operation

The Timer32 module in MSP432 is a simple 32-bit (or 16-bit depending on configuration) down counter which was implemented by ARM. While the user's guide for Timer32 treats the module as one unified timer, the DriverLib API separates the two timers into two separate modules. To choose between the module, the user either provides TIMER32\_0 or TIMER32\_1 to the timer in order to specify which timer is to be used.

# 23.2 Basic Operation Modes

**Free Run Mode** In free run mode, the timer will run from a value of UINT16\_MAX or UINT32 MAX (depending on what resolution is selected).

Periodic Mode In periodic mode, the timer will run to a specified period by the user.

For both periodic and free run modes, the one shot boolean option in the Timer32\_startTimer() function. If specified, when the count reaches zero from the specified period the timer will stop and not automatically resume with the next iteration of the count.

# 23.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the Timer32 module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the Timer32 as a simple down counter with interrupts enabled:

# 23.4 Definitions

## **Functions**

- void Timer32\_clearInterruptFlag (uint32\_t timer)
- void Timer32\_disableInterrupt (uint32\_t timer)
- void Timer32 enableInterrupt (uint32 t timer)
- uint32 t Timer32 getInterruptStatus (uint32 t timer)
- uint32\_t Timer32\_getValue (uint32\_t timer)
- void Timer32\_haltTimer (uint32\_t timer)
- void Timer32\_initModule (uint32\_t timer, uint32\_t preScaler, uint32\_t resolution, uint32\_t mode)
- void Timer32\_registerInterrupt (uint32\_t timerInterrupt, void(\*intHandler)(void))
- void Timer32 setCount (uint32 t timer, uint32 t count)
- void Timer32\_setCountInBackground (uint32\_t timer, uint32\_t count)
- void Timer32\_startTimer (uint32\_t timer, bool oneShot)
- void Timer32 unregisterInterrupt (uint32 t timerInterrupt)

# 23.4.1 Detailed Description

The code for this module is contained in driverlib/timer32.c, with driverlib/timer32.h containing the API declarations for use by applications.

# 23.4.2 Function Documentation

# 23.4.2.1 void Timer32\_clearInterruptFlag ( uint32\_t timer )

Clears Timer32 interrupt source.

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE

The Timer32 interrupt source is cleared, so that it no longer asserts.

#### **Returns**

None.

## 23.4.2.2 void Timer32\_disableInterrupt ( uint32\_t timer )

Disables a Timer32 interrupt source.

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE

Disables the indicated Timer32 interrupt source.

#### Returns

None.

# 23.4.2.3 void Timer32\_enableInterrupt ( uint32\_t timer )

Enables a Timer32 interrupt source.

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE

Enables the indicated Timer32 interrupt source.

None.

# 23.4.2.4 uint32\_t Timer32\_getInterruptStatus ( uint32\_t timer )

Gets the current Timer32 interrupt status.

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE

This returns the interrupt status for the Timer32 module. A positive value will indicate that an interrupt is pending while a zero value will indicate that no interrupt is pending.

#### **Returns**

The current interrupt status

## 23.4.2.5 uint32\_t Timer32\_getValue ( uint32\_t timer )

Returns the current value of the timer.

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE ■ TIMER32_1_BASE

#### **Returns**

The current count of the timer.

# 23.4.2.6 void Timer32\_haltTimer ( uint32\_t timer )

Halts the timer. Current count and setting values are preserved.

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE

None

# 23.4.2.7 void Timer32\_initModule ( uint32\_t timer, uint32\_t preScaler, uint32\_t resolution, uint32\_t mode )

Initializes the Timer32 module

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE
preScaler	is the prescaler (or divider) to apply to the clock source given to the Timer32 module. Valid values are
	■ TIMER32_PRESCALER_1 [DEFAULT]
	■ TIMER32_PRESCALER_16
	■ TIMER32_PRESCALER_256
resolution	is the bit resolution of the Timer32 module. Valid values are
	■ TIMER32_16BIT [DEFAULT]
	■ TIMER32_32BIT
mode	selects between free run and periodic mode. In free run mode, the value of the timer is reset to UINT16 MAX (for 16-bit mode) or UINT32 MAX (for 16-bit mode) when
	the timer reaches zero. In periodic mode, the timer is reset to the value set by the
	Timer32_setCount function. Valid values are
	■ TIMER32_FREE_RUN_MODE [DEFAULT]
	■ TIMER32_PERIODIC_MODE

None.

## 23.4.2.8 void Timer32\_registerInterrupt ( uint32\_t timerInterrupt, void(\*)(void) intHandler )

Registers an interrupt handler for Timer32 interrupts.

#### **Parameters**

timerInterrupt	is the specific interrupt to register. For the Timer32 module, there are a total of three different interrupts: one interrupt for each two Timer32 modules, and a "combined" interrupt which is a logical OR of each individual Timer32 interrupt.  TIMER32_0_INTERRUPT  TIMER32_COMBINED_INTERRUPT
intHandler	is a pointer to the function to be called when the Timer32 interrupt occurs.

This function registers the handler to be called when an Timer32 interrupt occurs. This function enables the global interrupt in the interrupt controller; specific Timer32 interrupts must be enabled via Timer32\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via Timer32\_clearInterruptFlag().

#### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

### 23.4.2.9 void Timer32 setCount ( uint32 t timer, uint32 t count )

Sets the count of the timer and resets the current value to the value passed. This value is set on the next rising edge of the clock provided to the timer module

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE
count	Value of the timer to set. Note that if the timer is in 16-bit mode and a value is passed in
	that exceeds UINT16_MAX, the value will be truncated to UINT16_MAX.

Also note that if the timer is operating in periodic mode, the value passed into this function will represent the new period of the timer (the value which is reloaded into the timer each time it reaches a zero value).

#### **Returns**

None

# 23.4.2.10 void Timer32\_setCountInBackground ( uint32\_t timer, uint32\_t count )

Sets the count of the timer without resetting the current value. When the current value of the timer reaches zero, the value passed into this function will be set as the new count value.

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE
count	Value of the timer to set in the background. Note that if the timer is in 16-bit mode
	and a value is passed in that exceeds UINT16_MAX, the value will be truncated to
	UINT16_MAX.

Also note that if the timer is operating in periodic mode, the value passed into this function will represent the new period of the timer (the value which is reloaded into the timer each time it reaches a zero value).

#### **Returns**

None

## 23.4.2.11 void Timer32\_startTimer ( uint32\_t timer, bool oneShot )

Starts the timer. The Timer32\_initModule function should be called (in conjunction with Timer32\_setCount if periodic mode is desired) prior to

#### **Parameters**

timer	is the instance of the Timer32 module. Valid parameters must be one of the following values:
	■ TIMER32_0_BASE
	■ TIMER32_1_BASE
oneShot	sets whether the Timer32 module operates in one shot or continuous mode. In one shot mode, the timer will halt when a zero is reached and stay halted until either:
	■ The user calls the Timer32PeriodSet function
	■ The Timer32_initModule is called to reinitialize the timer with one-shot mode disabled.

A true value will cause the timer to operate in one shot mode while a false value will cause the timer to operate in continuous mode

#### Returns

None

## 23.4.2.12 void Timer32\_unregisterInterrupt ( uint32\_t timerInterrupt )

Unregisters the interrupt handler for the Timer32 interrupt.

#### timerInterrupt

is the specific interrupt to register. For the Timer32 module, there are a total of three different interrupts: one interrupt for each two Timer32 modules, and a "combined" interrupt which is a logical OR of each individual Timer32 interrupt.

- **TIMER32 0 INTERRUPT**
- TIMER32\_1\_INTERRUPT
- TIMER32\_COMBINED\_INTERRUPT

This function unregisters the handler to be called when a Timer32 interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

# 24 16-Bit Timer with Precision PWM (Timer A)

Module Operation	.334
Basic Operation Modes	. 334
Programming Example	.335
Definitions	.336

# 24.1 Module Operation

TimerA is a 16-bit timer/counter with multiple capture/compare registers. TimerA can support multiple capture/compares, PWM outputs, and interval timing. TimerA also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

This peripheral API handles Timer A hardware peripheral.

TimerA features include:

- Asynchronous 16-bit timer/counter with four operating modes
- Selectable and configurable clock source
- Up to seven configurable capture/compare registers
- Configurable outputs with pulse width modulation (PWM) capability
- Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer interrupts

# 24.2 Basic Operation Modes

TimerA can operate in 3 modes:

- Continuous Mode
- Up Mode
- Down Mode

TimerA Interrupts may be generated on counter overflow conditions and during capture compare events.

The TimerA may also be used to generate PWM outputs. PWM outputs can be generated by initializing the compare mode with TimerA\_initCompare() and the necessary parameters. The PWM may be customized by selecting a desired timer mode (continuous/up/upDown), duty cycle, output mode, timer period etc. The library also provides a simpler way to generate PWM using TimerA\_generatePWM() API. However the level of customization and the kinds of PWM generated are limited in this API. Depending on how complex the PWM is and what level of customization is required, the user can use TimerA\_generatePWM() or a combination of TimerA\_initCompare and timer start APIs.

The TimerA API provides a set of functions for dealing with the TimerA module. Functions are provided to configure and control the timer, along with functions to modify timer/counter values, and to manage interrupt handling for the timer.

Control is also provided over interrupt sources and events. Interrupts can be generated to indicate that an event has been captured.

# 24.3 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the TimerA module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to generate a PWM signal using the TimerA DriverLib module.

Below is the configuration parameter for the TimerA PWM config API:

```
/* Timer_A PWM Configuration Parameter */
Timer_A_PWMConfig pwmConfig =
{
    TIMER_A_CLOCKSOURCE_SMCLK,
        TIMER_A_CLOCKSOURCE_DIVIDER_1,
        32000,
        TIMER_A_CAPTURECOMPARE_REGISTER_1,
        TIMER_A_OUTPUTMODE_RESET_SET,
        3200
};
```

The next snippet of code is used to actually configure the PWM signal:

```
/\star Setting MCLK to REFO at 128Khz for LF mode
 * Setting SMCLK to 64Khz */
MAP_CS_setReferenceOscillatorFrequency(CS_REFO_128KHZ);
MAP_CS_initClockSignal(CS_MCLK, CS_REFOCLK_SELECT, CS_CLOCK_DIVIDER_1); MAP_CS_initClockSignal(CS_SMCLK, CS_REFOCLK_SELECT, CS_CLOCK_DIVIDER_2);
MAP_PCM_setPowerState(PCM_AM_LF_VCORE0);
/\star Configuring GPIO2.4 as peripheral output for PWM \, and P6.7 for button
 * interrupt */
MAP_GPIO_setAsPeripheralModuleFunctionOutputPin(GPIO_PORT_P2, GPIO_PIN4,
         GPIO_PRIMARY_MODULE_FUNCTION);
MAP_GPIO_setAsInputPinWithPullUpResistor(GPIO_PORT_P1, GPIO_PIN1);
MAP_GPIO_clearInterruptFlag(GPIO_PORT_P1, GPIO_PIN1);
MAP_GPIO_enableInterrupt(GPIO_PORT_P1,
                                           GPIO_PIN1);
/* Configuring Timer_A to have a period of approximately 500ms and
 \star an initial duty cycle of 10% of that (3200 ticks) \star/
MAP_Timer_A_generatePWM(TIMER_A0_BASE, &pwmConfig);
```

#### **Definitions** 24.4

### Data Structures

- struct Timer A CaptureModeConfig
- struct \_Timer\_A\_CompareModeConfig
- struct \_Timer\_A\_ContinuousModeConfig
   struct \_Timer\_A\_PWMConfig
   struct \_Timer\_A\_UpDownModeConfig

- struct Timer A UpModeConfig

## **Functions**

- void Timer A clearCaptureCompareInterrupt (uint32 t timer, uint fast16 t captureCompareRegister)
- void Timer A clearInterruptFlag (uint32 t timer)
- void Timer\_A\_clearTimer (uint32\_t timer)
- void Timer A configureContinuousMode (uint32 t timer, const Timer A ContinuousModeConfig \*config)
- void Timer A configureUpDownMode (uint32 t timer, const Timer A UpDownModeConfig
- void Timer A configureUpMode (uint32 t timer, const Timer A UpModeConfig \*config)
- void Timer A disableCaptureCompareInterrupt (uint32 t timer, uint fast16 t captureCompareRegister)
- void Timer A disableInterrupt (uint32 t timer)
- void Timer A enableCaptureCompareInterrupt (uint32 t timer, uint fast16 t captureCompareRegister)
- void Timer A enableInterrupt (uint32 t timer)
- void Timer A generatePWM (uint32 t timer, const Timer A PWMConfig \*config)
- uint fast16 t Timer A getCaptureCompareCount (uint32 t timer, uint fast16 t captureCompareRegister)
- uint32 t Timer A getCaptureCompareEnabledInterruptStatus (uint32 t timer, uint fast16 t captureCompareRegister)
- uint32\_t Timer\_A\_getCaptureCompareInterruptStatus (uint32\_t timer, uint\_fast16\_t captureCompareRegister, uint fast16 t mask)
- uint16\_t Timer\_A\_getCounterValue (uint32\_t timer)
- uint32 t Timer A getEnabledInterruptStatus (uint32 t timer)
- uint32 t Timer A getInterruptStatus (uint32 t timer)
- uint\_fast8\_t Timer\_A\_getOutputForOutputModeOutBitValue (uint32\_t timer, uint\_fast16\_t captureCompareRegister)
- uint fast8 t Timer A getSynchronizedCaptureCompareInput (uint32 t timer, uint fast16 t captureCompareRegister, uint fast16 t synchronizedSetting)
- void Timer\_A\_initCapture (uint32\_t timer, const Timer\_A\_CaptureModeConfig \*config)
- void Timer A initCompare (uint32 t timer, const Timer A CompareModeConfig \*config)
- void Timer A registerInterrupt (uint32 t timer, uint fast8 t interruptSelect, void(\*intHandler)(void))
- void Timer A setCompareValue (uint32 t timer, uint fast16 t compareRegister, uint fast16 t compareValue)
- void Timer A setOutputForOutputModeOutBitValue (uint32 t timer, uint fast16 t captureCompareRegister, uint fast8 t outputModeOutBitValue)
- void Timer A startCounter (uint32 t timer, uint fast16 t timerMode)
- void Timer A stopTimer (uint32 t timer)
- void Timer\_A\_unregisterInterrupt (uint32\_t timer, uint\_fast8\_t interruptSelect)

# 24.4.1 Detailed Description

The code for this module is contained in  $driverlib/timer_a.c.$ , with  $driverlib/timer_a.h$  containing the API declarations for use by applications.

# 24.4.2 Function Documentation

# 24.4.2.1 void Timer\_A\_clearCaptureCompareInterrupt ( uint32\_t timer, uint\_fast16\_t captureCompareRegister )

Clears the capture-compare interrupt flag

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:  TIMER_A0_BASE TIMER_A1_BASE TIMER_A2_BASE
	■ TIMER_A3_BASE
captureCompar- eRegister	selects the Capture-compare register being used. Valid values are  TIMER_A_CAPTURECOMPARE_REGISTER_0  TIMER_A_CAPTURECOMPARE_REGISTER_1  TIMER_A_CAPTURECOMPARE_REGISTER_2  TIMER_A_CAPTURECOMPARE_REGISTER_3  TIMER_A_CAPTURECOMPARE_REGISTER_4  TIMER_A_CAPTURECOMPARE_REGISTER_5  TIMER_A_CAPTURECOMPARE_REGISTER_6  Refer to the datasheet to ensure the device has the capture compare register being used

### **Returns**

None

# 24.4.2.2 void Timer\_A\_clearInterruptFlag ( uint32\_t timer )

Clears the Timer TAIFG interrupt flag

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

None

# 24.4.2.3 void Timer\_A\_clearTimer ( uint32\_t timer )

Reset/Clear the timer clock divider, count direction, count

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

#### **Returns**

None

# 24.4.2.4 void Timer\_A\_configureContinuousMode ( uint32\_t timer, const Timer\_A\_ContinuousModeConfig \* config )

Configures Timer\_A in continuous mode.

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
config	Configuration structure for Timer_A continuous mode

Configuration options for Timer\_A\_ContinuousModeConfig structure.

clockSource	selects Clock source. Valid values are
	■ TIMER_A_CLOCKSOURCE_EXTERNAL_TXCLK [Default value]
	■ TIMER_A_CLOCKSOURCE_ACLK
	■ TIMER_A_CLOCKSOURCE_SMCLK
	■ TIMER_A_CLOCKSOURCE_INVERTED_EXTERNAL_TXCLK
timerInter-	is the divider for Clock source. Valid values are:
ruptEn-	■ TIMER_A_CLOCKSOURCE_DIVIDER_1 [Default value]
able_TAIE	■ TIMER_A_CLOCKSOURCE_DIVIDER_2
	■ TIMER_A_CLOCKSOURCE_DIVIDER_4
	■ TIMER_A_CLOCKSOURCE_DIVIDER_8
	■ TIMER_A_CLOCKSOURCE_DIVIDER_3
	■ TIMER_A_CLOCKSOURCE_DIVIDER_5
	■ TIMER_A_CLOCKSOURCE_DIVIDER_6
	■ TIMER_A_CLOCKSOURCE_DIVIDER_7
	■ TIMER_A_CLOCKSOURCE_DIVIDER_10
	■ TIMER_A_CLOCKSOURCE_DIVIDER_12
	■ TIMER_A_CLOCKSOURCE_DIVIDER_14
	■ TIMER_A_CLOCKSOURCE_DIVIDER_16
	■ TIMER_A_CLOCKSOURCE_DIVIDER_20
	■ TIMER_A_CLOCKSOURCE_DIVIDER_24
	■ TIMER_A_CLOCKSOURCE_DIVIDER_28
	■ TIMER_A_CLOCKSOURCE_DIVIDER_32
	■ TIMER_A_CLOCKSOURCE_DIVIDER_40
	■ TIMER_A_CLOCKSOURCE_DIVIDER_48
	■ TIMER_A_CLOCKSOURCE_DIVIDER_56
	■ TIMER_A_CLOCKSOURCE_DIVIDER_64

timerInter-	is to enable or disable Timer_A interrupt. Valid values are
ruptEn-	■ TIMER_A_TAIE_INTERRUPT_ENABLE
able_TAIE	■ TIMER_A_TAIE_INTERRUPT_DISABLE [Default value]
timerClear	decides if Timer_A clock divider, count direction, count need to be reset. Valid values are  TIMER_A_DO_CLEAR  TIMER_A_SKIP_CLEAR [Default value]

### Note

This API does not start the timer. Timer needs to be started when required using the Timer\_A\_startCounter API.

### **Returns**

None

# 24.4.2.5 void Timer\_A\_configureUpDownMode ( uint32\_t timer, const Timer\_A\_UpDownModeConfig \* config )

Configures Timer\_A in up down mode.

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
config	Configuration structure for Timer_A UpDown mode

### Configuration options for Timer\_A\_UpDownModeConfig structure.

clockSource	selects Clock source. Valid values are
	■ TIMER_A_CLOCKSOURCE_EXTERNAL_TXCLK [Default value]
	■ TIMER_A_CLOCKSOURCE_ACLK
	■ TIMER_A_CLOCKSOURCE_SMCLK
	■ TIMER_A_CLOCKSOURCE_INVERTED_EXTERNAL_TXCLK

#### clockSourceDivider

is the divider for Clock source. Valid values are:

- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_1 [Default value]
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_2
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_4
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_8
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_3
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_5
- TIMER A CLOCKSOURCE DIVIDER 6
- TIMER A CLOCKSOURCE DIVIDER 7
- TIMER\_A\_CLOCKSOURCE\_DIVIDER 10
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_12
- TIMER A CLOCKSOURCE DIVIDER 14
- TIMER A CLOCKSOURCE DIVIDER 16
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_20
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_24
- TIMER A CLOCKSOURCE DIVIDER 28
- TIMER A CLOCKSOURCE DIVIDER 32
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_40
- TIMER A CLOCKSOURCE DIVIDER 48
- TIMER A CLOCKSOURCE DIVIDER 56
- TIMER\_A\_CLOCKSOURCE\_DIVIDER\_64

timerPeriod	is the specified Timer_A period
timerInter-	is to enable or disable Timer_A interrupt. Valid values are
ruptEn- able_TAIE	■ TIMER_A_TAIE_INTERRUPT_ENABLE ■ TIMER_A_TAIE_INTERRUPT_DISABLE [Default value]
captureCom- pareInterruptEn- able_CCR0_CCIE	is to enable or disable Timer_A CCR0 captureComapre interrupt. Valid values are  TIMER_A_CCIE_CCR0_INTERRUPT_ENABLE and  TIMER_A_CCIE_CCR0_INTERRUPT_DISABLE [Default value]
timerClear	decides if Timer_A clock divider, count direction, count need to be reset. Valid values are  TIMER_A_DO_CLEAR  TIMER_A_SKIP_CLEAR [Default value]

This API does not start the timer. Timer needs to be started when required using the Timer\_A\_startCounter API.

### **Returns**

None

# 24.4.2.6 void Timer\_A\_configureUpMode ( uint32\_t timer, const Timer\_A\_UpModeConfig \* config )

Configures Timer\_A in up mode.

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
config	Configuration structure for Timer_A Up mode

Configuration options for Timer\_A\_UpModeConfig structure.

clockSource	selects Clock source. Valid values are
	■ TIMER_A_CLOCKSOURCE_EXTERNAL_TXCLK [Default value]
	■ TIMER_A_CLOCKSOURCE_ACLK
	■ TIMER_A_CLOCKSOURCE_SMCLK
	■ TIMER_A_CLOCKSOURCE_INVERTED_EXTERNAL_TXCLK
clockSourceDi-	is the divider for Clock source. Valid values are:
vider	■ TIMER_A_CLOCKSOURCE_DIVIDER_1 [Default value]
	■ TIMER_A_CLOCKSOURCE_DIVIDER_2
	■ TIMER_A_CLOCKSOURCE_DIVIDER_4
	■ TIMER_A_CLOCKSOURCE_DIVIDER_8
	■ TIMER_A_CLOCKSOURCE_DIVIDER_3
	■ TIMER_A_CLOCKSOURCE_DIVIDER_5
	■ TIMER_A_CLOCKSOURCE_DIVIDER_6
	■ TIMER_A_CLOCKSOURCE_DIVIDER_7
	■ TIMER_A_CLOCKSOURCE_DIVIDER_10
	■ TIMER_A_CLOCKSOURCE_DIVIDER_12
	■ TIMER_A_CLOCKSOURCE_DIVIDER_14
	■ TIMER_A_CLOCKSOURCE_DIVIDER_16
	■ TIMER_A_CLOCKSOURCE_DIVIDER_20
	■ TIMER_A_CLOCKSOURCE_DIVIDER_24
	■ TIMER_A_CLOCKSOURCE_DIVIDER_28
	■ TIMER_A_CLOCKSOURCE_DIVIDER_32
	■ TIMER_A_CLOCKSOURCE_DIVIDER_40
	■ TIMER_A_CLOCKSOURCE_DIVIDER_48
	■ TIMER_A_CLOCKSOURCE_DIVIDER_56
	■ TIMER_A_CLOCKSOURCE_DIVIDER_64

timerPeriod	is the specified Timer_A period. This is the value that gets written into the CCR0. Limited to 16 bits[uint16_t]
timerInter-	is to enable or disable Timer_A interrupt. Valid values are:
ruptEn-	■ TIMER_A_TAIE_INTERRUPT_ENABLE and
able_TAIE	■ TIMER_A_TAIE_INTERRUPT_DISABLE [Default value]
captureCom-	is to enable or disable Timer_A CCR0 captureComapre interrupt. Valid values are
pareInterruptEn-	■ TIMER_A_CCIE_CCR0_INTERRUPT_ENABLE and
able_CCR0_CCIE	■ TIMER_A_CCIE_CCR0_INTERRUPT_DISABLE [Default value]
timerClear	decides if Timer_A clock divider, count direction, count need to be reset. Valid values are
	■ TIMER_A_DO_CLEAR
	■ TIMER_A_SKIP_CLEAR [Default value]

#### Note

This API does not start the timer. Timer needs to be started when required using the Timer\_A\_startCounter API.

## Returns

None

# 24.4.2.7 void Timer\_A\_disableCaptureCompareInterrupt ( uint32\_t timer, uint\_fast16\_t captureCompareRegister )

Disable capture compare interrupt

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

captureCompar-	is the selected capture compare register
eRegister	

None

# 24.4.2.8 void Timer\_A\_disableInterrupt ( uint32\_t timer )

Disable timer interrupt

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

#### **Returns**

None

# 24.4.2.9 void Timer\_A\_enableCaptureCompareInterrupt ( uint32\_t timer, uint\_fast16\_t captureCompareRegister )

Enable capture compare interrupt

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

captureCompar-	is the selected capture compare register
eRegister	

None

# 24.4.2.10 void Timer\_A\_enableInterrupt ( uint32\_t timer )

Enable timer interrupt

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

#### **Returns**

None

# 24.4.2.11 void Timer\_A\_generatePWM ( uint32\_t timer, const **Timer\_A\_PWMConfig** \* config )

Generate a PWM with timer running in up mode

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

config | Configuration structure for Timer\_A PWM mode

# Configuration options for Timer\_A\_PWMConfig structure.

clockSource	selects Clock source. Valid values are
	■ TIMER_A_CLOCKSOURCE_EXTERNAL_TXCLK
	■ TIMER_A_CLOCKSOURCE_ACLK
	■ TIMER_A_CLOCKSOURCE_SMCLK
	■ TIMER_A_CLOCKSOURCE_INVERTED_EXTERNAL_TXCLK
clockSourceDi-	is the divider for Clock source. Valid values are
vider	■ TIMER_A_CLOCKSOURCE_DIVIDER_1
	■ TIMER_A_CLOCKSOURCE_DIVIDER_2
	■ TIMER_A_CLOCKSOURCE_DIVIDER_4
	■ TIMER_A_CLOCKSOURCE_DIVIDER_8
	■ TIMER_A_CLOCKSOURCE_DIVIDER_3
	■ TIMER_A_CLOCKSOURCE_DIVIDER_5
	■ TIMER_A_CLOCKSOURCE_DIVIDER_6
	■ TIMER_A_CLOCKSOURCE_DIVIDER_7
	■ TIMER_A_CLOCKSOURCE_DIVIDER_10
	■ TIMER_A_CLOCKSOURCE_DIVIDER_12
	■ TIMER_A_CLOCKSOURCE_DIVIDER_14
	■ TIMER_A_CLOCKSOURCE_DIVIDER_16
	■ TIMER_A_CLOCKSOURCE_DIVIDER_20
	■ TIMER_A_CLOCKSOURCE_DIVIDER_24
	■ TIMER_A_CLOCKSOURCE_DIVIDER_28
	■ TIMER_A_CLOCKSOURCE_DIVIDER_32
	■ TIMER_A_CLOCKSOURCE_DIVIDER_40
	■ TIMER_A_CLOCKSOURCE_DIVIDER_48
	■ TIMER_A_CLOCKSOURCE_DIVIDER_56
	■ TIMER_A_CLOCKSOURCE_DIVIDER_64

timerPeriod	
compareRegis-	selects the compare register being used. Valid values are
ter	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used
compareOutput-	specifies the ouput mode. Valid values are:
Mode	■ TIMER_A_OUTPUTMODE_OUTBITVALUE,
	■ TIMER_A_OUTPUTMODE_SET,
	■ TIMER_A_OUTPUTMODE_TOGGLE_RESET,
	■ TIMER_A_OUTPUTMODE_SET_RESET
	■ TIMER_A_OUTPUTMODE_TOGGLE,
	■ TIMER_A_OUTPUTMODE_RESET,
	■ TIMER_A_OUTPUTMODE_TOGGLE_SET,
	■ TIMER_A_OUTPUTMODE_RESET_SET
dutyCycle	specifies the dutycycle for the generated waveform

None

# 24.4.2.12 uint\_fast16\_t Timer\_A\_getCaptureCompareCount ( uint32\_t timer, uint\_fast16\_t captureCompareRegister )

Get current capture compare count

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

captureCompar-	selects the Capture register being used. Valid values are
eRegister	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used

current count as uint16\_t

# 24.4.2.13 uint32\_t Timer\_A\_getCaptureCompareEnabledInterruptStatus ( uint32\_t timer, uint\_fast16\_t captureCompareRegister )

Return capture compare interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:  TIMER_A0_BASE TIMER_A1_BASE TIMER_A2_BASE TIMER_A3_BASE
captureCompar- eRegister	is the selected capture compare register

#### **Returns**

uint32\_t. The mask of the set flags. Valid values is an OR of

- TIMER\_A\_CAPTURE\_OVERFLOW,
- TIMER A CAPTURECOMPARE INTERRUPT FLAG

References Timer\_A\_getCaptureCompareInterruptStatus().

# 24.4.2.14 uint32\_t Timer\_A\_getCaptureCompareInterruptStatus ( uint32\_t timer, uint\_fast16\_t captureCompareRegister, uint\_fast16\_t mask )

Return capture compare interrupt status

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
_	
captureCompar- eRegister	is the selected capture compare register
mask	is the mask for the interrupt status Mask value is the logical OR of any of the following:
	■ TIMER_A_CAPTURE_OVERFLOW
	■ TIMER_A_CAPTURECOMPARE_INTERRUPT_FLAG

#### Returns

uint32\_t. The mask of the set flags. Valid values is an OR of

- TIMER\_A\_CAPTURE\_OVERFLOW,
- TIMER A CAPTURECOMPARE INTERRUPT FLAG

Referenced by Timer A getCaptureCompareEnabledInterruptStatus().

## 24.4.2.15 uint16\_t Timer\_A\_getCounterValue ( uint32\_t timer )

Returns the current value of the specified timer. Note that according to the Timer A user guide, reading the value of the counter is unreliable if the system clock is asynchronous from the timer clock. The API addresses this concern by reading the timer count register twice and then determining the integrity of the value. If the two values are within 10 timer counts of each other, the value is deemed safe and returned. If not, the process is repeated until a reliable timer value is determined.

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

The value of the specified timer

# 24.4.2.16 uint32\_t Timer\_A\_getEnabledInterruptStatus ( uint32\_t timer )

Get timer interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

#### Returns

uint32\_t. Return interrupt status. Valid values are

- TIMER\_A\_INTERRUPT\_PENDING
- TIMER\_A\_INTERRUPT\_NOT\_PENDING

References Timer\_A\_getInterruptStatus().

# 24.4.2.17 uint32\_t Timer\_A\_getInterruptStatus ( uint32\_t timer )

Get timer interrupt status

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

#### Returns

uint32\_t. Return interrupt status. Valid values are

- TIMER\_A\_INTERRUPT\_PENDING
- TIMER\_A\_INTERRUPT\_NOT\_PENDING

Referenced by Timer\_A\_getEnabledInterruptStatus().

24.4.2.18 uint\_fast8\_t Timer\_A\_getOutputForOutputModeOutBitValue ( uint32\_t timer, uint\_fast16\_t captureCompareRegister )

Get ouput bit for output mode

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
captureCompar-	selects the Capture register being used. Valid values are
eRegister	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used

#### **Returns**

TIMER\_A\_OUTPUTMODE\_OUTBITVALUE\_HIGH or
■ TIMER\_A\_OUTPUTMODE\_OUTBITVALUE\_LOW

24.4.2.19 uint\_fast8\_t Timer\_A\_getSynchronizedCaptureCompareInput ( uint32\_t timer, uint fast16 t captureCompareRegister, uint fast16 t synchronizedSetting )

Get synchronized capture compare input

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

captureCompar-	selects the Capture register being used. Valid values are
eRegister	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used
synchronized- Setting	is to select type of capture compare input. Valid values are  TIMER_A_READ_CAPTURE_COMPARE_INPUT  TIMER_A_READ_SYNCHRONIZED_CAPTURECOMPAREINPUT

TIMER\_A\_CAPTURECOMPARE\_INPUT\_HIGH or
■ TIMER\_A\_CAPTURECOMPARE\_INPUT\_LOW

# 24.4.2.20 void Timer\_A\_initCapture ( uint32\_t timer, const **Timer\_A\_CaptureModeConfig** \* config )

Initializes Capture Mode

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
config	Configuration structure for Timer_A capture mode

Configuration options for Timer\_A\_CaptureModeConfig structure.

captureRegister	selects the Capture register being used. Valid values are
	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used
captureMode	is the capture mode selected. Valid values are
	■ TIMER_A_CAPTUREMODE_NO_CAPTURE [Default value]
	■ TIMER_A_CAPTUREMODE_RISING_EDGE
	■ TIMER_A_CAPTUREMODE_FALLING_EDGE
	■ TIMER_A_CAPTUREMODE_RISING_AND_FALLING_EDGE
captureInputSe-	decides the Input Select
lect	■ TIMER_A_CAPTURE_INPUTSELECT_CCIxA [Default value]
	■ TIMER_A_CAPTURE_INPUTSELECT_CCIxB
	■ TIMER_A_CAPTURE_INPUTSELECT_GND
	■ TIMER_A_CAPTURE_INPUTSELECT_Vcc
synchronize-	decides if capture source should be synchronized with timer clock Valid values are
CaptureSource	■ TIMER_A_CAPTURE_ASYNCHRONOUS [Default value]
	■ TIMER_A_CAPTURE_SYNCHRONOUS
captureInter-	is to enable or disable timer captureComapre interrupt. Valid values are
ruptEnable	■ TIMER_A_CAPTURECOMPARE_INTERRUPT_DISABLE [Default value]
	■ TIMER_A_CAPTURECOMPARE_INTERRUPT_ENABLE
captureOutput-	specifies the ouput mode. Valid values are
Mode	■ TIMER_A_OUTPUTMODE_OUTBITVALUE [Default value],
	■ TIMER_A_OUTPUTMODE_SET,
	■ TIMER_A_OUTPUTMODE_TOGGLE_RESET,
	■ TIMER_A_OUTPUTMODE_SET_RESET
	■ TIMER_A_OUTPUTMODE_TOGGLE,
	■ TIMER_A_OUTPUTMODE_RESET,
	■ TIMER_A_OUTPUTMODE_TOGGLE_SET,
	■ TIMER_A_OUTPUTMODE_RESET_SET

None

# 24.4.2.21 void Timer\_A\_initCompare ( uint32\_t timer, const Timer\_A\_CompareModeConfig \* config )

Initializes Compare Mode

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
config	Configuration structure for Timer_A compare mode

## Configuration options for Timer\_A\_CompareModeConfig structure.

compareRegis-	selects the Capture register being used. Valid values are
ter	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used

compareInter- ruptEnable	is to enable or disable timer captureComapre interrupt. Valid values are
	■ TIMER_A_CAPTURECOMPARE_INTERRUPT_ENABLE and
	■ TIMER_A_CAPTURECOMPARE_INTERRUPT_DISABLE [Default value]
	Continue to the Martin of the Continue of the
compareOutput- Mode	specifies the output mode. Valid values are
	■ TIMER_A_OUTPUTMODE_OUTBITVALUE [Default value],
	■ TIMER_A_OUTPUTMODE_SET,
	■ TIMER_A_OUTPUTMODE_TOGGLE_RESET,
	■ TIMER_A_OUTPUTMODE_SET_RESET
	■ TIMER_A_OUTPUTMODE_TOGGLE,
	■ TIMER_A_OUTPUTMODE_RESET,
	■ TIMER_A_OUTPUTMODE_TOGGLE_SET,
	■ TIMER_A_OUTPUTMODE_RESET_SET
compareValue	is the count to be compared with in compare mode

None

# 24.4.2.22 void Timer\_A\_registerInterrupt ( uint32\_t timer, uint\_fast8\_t interruptSelect, void(\*)(void) intHandler )

Registers an interrupt handler for the timer capture compare interrupt.

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

interruptSelect	Selects which timer interrupt handler to register. For the timer module, there are two separate interrupt handlers that can be registered:
	■ TIMER_A_CCR0_INTERRUPT Corresponds to the interrupt for CCR0
	■ TIMER_A_CCRX_AND_OVERFLOW_INTERRUPT Corresponds to the interrupt for CCR1-6, as well as the overflow interrupt.
intHandler	is a pointer to the function to be called when the timer capture compare interrupt occurs.

This function registers the handler to be called when a timer interrupt occurs. This function enables the global interrupt in the interrupt controller; specific Timer\_Ainterrupts must be enabled via Timer\_A\_enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via Timer\_A\_clearCaptureCompareInterrupt().

#### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

# 24.4.2.23 void Timer\_A\_setCompareValue ( uint32\_t timer, uint\_fast16\_t compareRegister, uint\_fast16\_t compareValue )

Sets the value of the capture-compare register

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
compareRegis-	selects the Capture register being used. Valid values are
ter	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used

compare Value is the count to be compared with in compare mode

#### **Returns**

None

## 

Set ouput bit for output mode

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can
	include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
captureCompar-	selects the Capture register being used. are
eRegister	
enegistei	■ TIMER_A_CAPTURECOMPARE_REGISTER_0
	■ TIMER_A_CAPTURECOMPARE_REGISTER_1
	■ TIMER_A_CAPTURECOMPARE_REGISTER_2
	■ TIMER_A_CAPTURECOMPARE_REGISTER_3
	■ TIMER_A_CAPTURECOMPARE_REGISTER_4
	■ TIMER_A_CAPTURECOMPARE_REGISTER_5
	■ TIMER_A_CAPTURECOMPARE_REGISTER_6
	Refer to datasheet to ensure the device has the capture compare register being used

out	tputModeOut-	the value to be set for out bit. Valid values are:
	BitValue	■ TIMER_A_OUTPUTMODE_OUTBITVALUE_HIGH
		■ TIMER_A_OUTPUTMODE_OUTBITVALUE_LOW

None

## 24.4.2.25 void Timer\_A\_startCounter ( uint32\_t timer, uint\_fast16\_t timerMode )

Starts Timer\_A counter

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
time out to do	colocte Clock courses. Valid values are
timerMode	selects Clock source. Valid values are
	■ TIMER_A_CONTINUOUS_MODE [Default value]
	■ TIMER_A_UPDOWN_MODE
	■ TIMER_A_UP_MODE

#### Note

This function assumes that the timer has been previously configured using Timer\_A\_configureContinuousMode, Timer\_A\_configureUpMode or Timer\_A\_configureUpDownMode.

None

### 24.4.2.26 void Timer\_A\_stopTimer ( uint32\_t timer )

#### Stops the timer

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE

#### Returns

None

### 24.4.2.27 void Timer\_A\_unregisterInterrupt ( uint32\_t timer, uint\_fast8\_t interruptSelect )

Unregisters the interrupt handler for the timer

#### **Parameters**

timer	is the instance of the Timer_A module. Valid parameters vary from part to part, but can include:
	■ TIMER_A0_BASE
	■ TIMER_A1_BASE
	■ TIMER_A2_BASE
	■ TIMER_A3_BASE
interruptSelect	Selects which timer interrupt handler to register. For the timer module, there are two separate interrupt handlers that can be registered:
	■ TIMER_A_CCR0_INTERRUPT Corresponds to the interrupt for CCR0
	■ TIMER_A_CCRX_AND_OVERFLOW_INTERRUPT Corresponds to the interrupt for CCR1-6, as well as the overflow interrupt.

This function unregisters the handler to be called when timer interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

None.

 $References\ Interrupt\_disableInterrupt(),\ and\ Interrupt\_unregisterInterrupt().$ 

# 25 Universal Asynchronous Receiver/Transmitter (UART)

Module Operation	.364
Programming Example	.365
Definitions	.366

## 25.1 Module Operation

The MSPWare library for UART mode features include:

- Odd, even, or non-parity
- Independent transmit and receive shift registers
- Separate transmit and receive buffer registers
- LSB-first or MSB-first data transmit and receive
- Built-in idle-line and address-bit communication protocols for multiprocessor systems
- Status flags for error detection and suppression
- Status flags for address detection
- Independent interrupt capability for receive and transmit

The modes of operations supported by the UART and the library include

- UART mode
- Idle-line multiprocessor mode
- Address-bit multiprocessor mode
- UART mode with automatic baud-rate detection

In UART mode, the USCI transmits and receives characters at a bit rate asynchronous to another device. Timing for each character is based on the selected baud rate of the USCI. The transmit and receive functions use the same baud-rate frequency.

## 25.2 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the UART module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure and enable the UART module. In the case of this example, we assume the MCLK is operating off of the DCO and the DCO is tuned to 12MHz. This makes the configuration parameters so that the baud rate is 9600.

Below is an example of the UART configuration parameter:

```
/* UART Configuration Parameter. These are the configuration parameters to
* make the eUSCI A UART module to operate with a 9600 baud rate. These
 * values were calculated using the online calculator that TI provides
*http://software-dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430BaudRateConverter/index.html
const eUSCI_UART_Config uartConfig =
        EUSCI_A_UART_CLOCKSOURCE_SMCLK,
                                                  // SMCLK Clock Source
        78.
                                                 // BRDTV = 78
       2,
                                                 // UCxBRF = 2
                                                  // UCxBRS = 0
        0.
        EUSCI_A_UART_NO_PARITY,
                                                  // No Parity
                                                  // LSB First
        EUSCI_A_UART_LSB_FIRST,
                                                  // One stop bit
        EUSCI_A_UART_ONE_STOP_BIT,
                                                  // UART mode
        EUSCI_A_UART_MODE,
        EUSCI_A_UART_OVERSAMPLING_BAUDRATE_GENERATION // Oversampling
};
```

This code snippet is the actual configuration of the UART module using the DriverLib APIs:

```
/* Configuring UART Module */
MAP_UART_initModule(EUSCI_A0_BASE, &uartConfig);

/* Enable UART module */
MAP_UART_enableModule(EUSCI_A0_BASE);

/* Enabling interrupts */
MAP_UART_enableInterrupt(EUSCI_A0_BASE, EUSCI_A_UART_RECEIVE_INTERRUPT);
MAP_Interrupt_enableInterrupt(INT_EUSCIA0);
MAP_Interrupt_enableSleepOnIsrExit();
MAP_Interrupt_enableMaster();
```

## 25.3 Definitions

#### **Data Structures**

struct \_eUSCI\_eUSCI\_UART\_Config

#### **Functions**

- void UART\_clearInterruptFlag (uint32\_t moduleInstance, uint\_fast8\_t mask)
- void UART\_disableInterrupt (uint32\_t moduleInstance, uint\_fast8\_t mask)
- void UART disableModule (uint32 t moduleInstance)
- void UART\_enableInterrupt (uint32\_t moduleInstance, uint\_fast8\_t mask)
- void UART enableModule (uint32 t moduleInstance)
- uint fast8 t UART getEnabledInterruptStatus (uint32 t moduleInstance)
- uint fast8 t UART getInterruptStatus (uint32 t moduleInstance, uint8 t mask)
- uint32\_t UART\_getReceiveBufferAddressForDMA (uint32\_t moduleInstance)
- uint32\_t UART\_getTransmitBufferAddressForDMA (uint32\_t moduleInstance)
- bool UART initModule (uint32 t moduleInstance, const eUSCI UART Config \*config)
- uint\_fast8\_t UART\_queryStatusFlags (uint32\_t moduleInstance, uint\_fast8\_t mask)
- uint8\_t UART\_receiveData (uint32\_t moduleInstance)
- void UART\_registerInterrupt (uint32\_t moduleInstance, void(\*intHandler)(void))
- void UART\_resetDormant (uint32\_t moduleInstance)
- void UART\_selectDeglitchTime (uint32\_t moduleInstance, uint32\_t deglitchTime)
- void UART setDormant (uint32 t moduleInstance)
- void UART\_transmitAddress (uint32\_t moduleInstance, uint\_fast8\_t transmitAddress)
- void UART transmitBreak (uint32 t moduleInstance)
- void UART transmitData (uint32 t moduleInstance, uint fast8 t transmitData)
- void UART unregisterInterrupt (uint32\_t moduleInstance)

## 25.3.1 Detailed Description

The code for this module is contained in uart/adc14.c, with driverlib/uart.h containing the API declarations for use by applications.

## 25.3.2 Function Documentation

#### 25.3.2.1 void UART\_clearInterruptFlag ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Clears UART interrupt sources.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part,
	but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
mask	is a bit mask of the interrupt sources to be cleared.

The UART interrupt source is cleared, so that it no longer asserts. The highest interrupt flag is automatically cleared when an interrupt vector generator is used.

The mask parameter has the same definition as the mask parameter to EUSCI\_A\_UART\_enableInterrupt().

Modified register is UCAxIFG

#### Returns

None.

### 25.3.2.2 void UART\_disableInterrupt ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Disables individual UART interrupt sources.

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode

*mask* is the bit mask of the interrupt sources to be disabled.

Disables the indicated UART interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The mask parameter is the logical OR of any of the following:

- EUSCI A UART RECEIVE INTERRUPT -Receive interrupt
- EUSCI A UART TRANSMIT INTERRUPT Transmit interrupt
- EUSCI\_A\_UART\_RECEIVE\_ERRONEOUSCHAR\_INTERRUPT Receive erroneous-character interrupt enable
- EUSCI\_A\_UART\_BREAKCHAR\_INTERRUPT Receive break character interrupt enable

Modified register is UCAxIFG, UCAxIE and UCAxCTL1

#### Returns

None.

#### 25.3.2.3 void UART disableModule ( uint32 t moduleInstance )

Disables the UART block.

#### **Parameters**

## moduleInstance is

is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:

- **EUSCI A0 BASE**
- EUSCI\_A1\_BASE
- EUSCI\_A2\_BASE
- **EUSCI A3 BASE**

It is important to note that for eUSCI modules, only "A" modules such as EUSCI\_A0 can be used. "B" modules such as EUSCI\_B0 do not support the UART mode

This will disable operation of the UART block.

Modified register is UCAxCTL1

#### Returns

None.

### 25.3.2.4 void UART\_enableInterrupt ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Enables individual UART interrupt sources.

Parameters

Wed Aug 10 2016 3:07:52 PM

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
mask	is the bit mask of the interrupt sources to be enabled.

Enables the indicated UART interrupt sources. The interrupt flag is first and then the corresponding interrupt is enabled. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The mask parameter is the logical OR of any of the following:

- EUSCI A UART RECEIVE INTERRUPT -Receive interrupt
- EUSCI\_A\_UART\_TRANSMIT\_INTERRUPT Transmit interrupt
- EUSCI\_A\_UART\_RECEIVE\_ERRONEOUSCHAR\_INTERRUPT Receive erroneous-character interrupt enable
- EUSCI\_A\_UART\_BREAKCHAR\_INTERRUPT Receive break character interrupt enable

Modified register is UCAxIFG, UCAxIE and UCAxCTL1

#### **Returns**

None.

### 25.3.2.5 void UART enableModule ( uint32 t moduleInstance )

Enables the UART block.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI A1 BASE

- EUSCI\_A2\_BASE
- **EUSCI A3 BASE**

It is important to note that for eUSCI modules, only "A" modules such as EUSCI\_A0 can be used. "B" modules such as EUSCI\_B0 do not support the UART mode

This will enable operation of the UART block.

Modified register is UCAxCTL1

#### Returns

None.

#### 25.3.2.6 uint fast8 t UART getEnabledInterruptStatus ( uint32 t moduleInstance )

Gets the current UART interrupt status masked with the enabled interrupts. This function is useful to call in ISRs to get a list of pending interrupts that are actually enabled and could have caused the ISR.

#### **Parameters**

is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
■ EUSCI_A0_BASE
■ EUSCI_A1_BASE
■ EUSCI_A2_BASE
■ EUSCI_A3_BASE
It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode

#### **Returns**

The current interrupt status as an ORed bit mask:

- EUSCI\_A\_UART\_RECEIVE\_INTERRUPT\_FLAG -Receive interrupt flag
- EUSCI\_A\_UART\_TRANSMIT\_INTERRUPT\_FLAG Transmit interrupt flag

References UART getInterruptStatus().

#### 25.3.2.7 uint\_fast8\_t UART\_getInterruptStatus ( uint32\_t moduleInstance, uint8\_t mask )

Gets the current UART interrupt status.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
mask	is the masked interrupt flag status to be returned. Mask value is the logical OR of any of the following:
	■ EUSCI_A_UART_RECEIVE_INTERRUPT_FLAG
	■ EUSCI_A_UART_TRANSMIT_INTERRUPT_FLAG
	■ EUSCI_A_UART_STARTBIT_INTERRUPT_FLAG

■ EUSCI\_A\_UART\_TRANSMIT\_COMPLETE\_INTERRUPT\_FLAG

The current interrupt status as an ORed bit mask:

- EUSCI\_A\_UART\_RECEIVE\_INTERRUPT\_FLAG -Receive interrupt flag
- EUSCI\_A\_UART\_TRANSMIT\_INTERRUPT\_FLAG Transmit interrupt flag

Referenced by UART\_getEnabledInterruptStatus().

#### 25.3.2.8 uint32\_t UART\_getReceiveBufferAddressForDMA ( uint32\_t moduleInstance )

Returns the address of the RX Buffer of the UART for the DMA module.

#### **Parameters**

moduleInstance	
	but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode

Returns the address of the UART RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.

#### Returns

None

#### 25.3.2.9 uint32 t UART getTransmitBufferAddressForDMA ( uint32 t moduleInstance )

Returns the address of the TX Buffer of the UART for the DMA module.

#### **Parameters**

is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
■ EUSCI_A0_BASE
■ EUSCI_A1_BASE
■ EUSCI_A2_BASE
■ EUSCI_A3_BASE
It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode

Returns the address of the UART TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.

None

## 25.3.2.10 bool UART\_initModule ( uint32\_t moduleInstance, const eUSCI\_UART\_Config \* config )

Initialization routine for the UART block. The values to be written into the UCAxBRW and UCAxMCTLW registers should be pre-computed and passed into the initialization function

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:  ■ EUSCI A0 BASE
	■ EUSCI_A1_BASE ■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
config	Configuration structure for the UART module

#### Configuration options for eUSCI\_UART\_Config structure.

It is important to note that for eUSCI modules, only "A" modules such as EUSCI\_A0 can be used. "B" modules such as EUSCI\_B0 do not support the UART mode.

selectClock-	selects Clock source. Valid values are
Source	■ EUSCI_A_UART_CLOCKSOURCE_SMCLK
	■ EUSCI_A_UART_CLOCKSOURCE_ACLK
clockPrescalar	is the value to be written into UCBRx bits
firstModReg	is First modulation stage register setting. This value is a pre-calculated value which can be obtained from the Device User Guide. This value is written into UCBRFx bits of UCAxM-CTLW.
secondModReg	is Second modulation stage register setting. This value is a pre-calculated value which can be obtained from the Device User Guide. This value is written into UCBRSx bits of UCAxMCTLW.
parity	is the desired parity. Valid values are
	■ EUSCI_A_UART_NO_PARITY [Default Value],
	■ EUSCI_A_UART_ODD_PARITY,
	■ EUSCI_A_UART_EVEN_PARITY

msborLsbFirst	controls direction of receive and transmit shift register. Valid values are
	■ EUSCI_A_UART_MSB_FIRST
	■ EUSCI_A_UART_LSB_FIRST [Default Value]
numberofStop-	indicates one/two STOP bits Valid values are
Bits	■ EUSCI_A_UART_ONE_STOP_BIT [Default Value]
	■ EUSCI_A_UART_TWO_STOP_BITS
uartMode	selects the mode of operation Valid values are
	■ EUSCI_A_UART_MODE [Default Value],
	■ EUSCI_A_UART_IDLE_LINE_MULTI_PROCESSOR_MODE,
	■ EUSCI_A_UART_ADDRESS_BIT_MULTI_PROCESSOR_MODE,
	■ EUSCI_A_UART_AUTOMATIC_BAUDRATE_DETECTION_MODE
overSampling	indicates low frequency or oversampling baud generation Valid values are
	■ EUSCI_A_UART_OVERSAMPLING_BAUDRATE_GENERATION
	■ EUSCI_A_UART_LOW_FREQUENCY_BAUDRATE_GENERATION

Upon successful initialization of the UART block, this function will have initialized the module, but the UART block still remains disabled and must be enabled with UART\_enableModule()

Refer to this calculator for help on calculating values for the parameters.

Modified bits are UCPEN, UCPAR, UCMSB, UC7BIT, UCSPB, UCMODEx, UCSYNC bits of UCAxCTL0 and UCSSELx, UCSWRST bits of UCAxCTL1

#### Returns

true or STATUS\_FAIL of the initialization process

## 25.3.2.11 uint\_fast8\_t UART\_queryStatusFlags ( uint32\_t moduleInstance, uint\_fast8\_t mask )

Gets the current UART status flags.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
mask	is the masked interrupt flag status to be returned.

This returns the status for the UART module based on which flag is passed. mask parameter can

be either any of the following selection.

- **EUSCI A UART LISTEN ENABLE**
- **EUSCI A UART FRAMING ERROR**
- **EUSCI A UART OVERRUN ERROR**
- EUSCI A UART PARITY ERROR
- **eUARTBREAK DETECT**
- EUSCI\_A\_UART\_RECEIVE\_ERROR
- EUSCI\_A\_UART\_ADDRESS\_RECEIVED
- EUSCI\_A\_UART\_IDLELINE
- EUSCI\_A\_UART\_BUSY

Modified register is **UCAxSTAT** 

#### Returns

the masked status flag

#### 25.3.2.12 uint8 t UART receiveData ( uint32 t moduleInstance )

Receives a byte that has been sent to the UART Module.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE

- EUSCI\_A1\_BASE
- EUSCI\_A2\_BASE
- **EUSCI A3 BASE**

It is important to note that for eUSCI modules, only "A" modules such as EUSCI\_A0 can be used. "B" modules such as EUSCI B0 do not support the UART mode

This function reads a byte of data from the UART receive data Register.

Modified register is UCAxRXBUF

#### Returns

Returns the byte received from by the UART module, cast as an uint8 t.

## 25.3.2.13 void UART registerInterrupt ( uint32 t moduleInstance, void(\*)(void) intHandler

Registers an interrupt handler for UART interrupts.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode.
intHandler	is a pointer to the function to be called when the timer capture compare interrupt occurs.

This function registers the handler to be called when an UART interrupt occurs. This function enables the global interrupt in the interrupt controller; specific UART interrupts must be enabled via UART enableInterrupt(). It is the interrupt handler's responsibility to clear the interrupt source via UART\_clearInterruptFlag().

#### Returns

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

#### 25.3.2.14 void UART\_resetDormant (\_uint32\_t moduleInstance\_)

Re-enables UART module from dormant mode

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE

■ EUSCI A2 BASE ■ EUSCI\_A3\_BASE

It is important to note that for eUSCI modules, only "A" modules such as EUSCI\_A0 can be used. "B" modules such as EUSCI\_B0 do not support the UART mode

Not dormant. All received characters set UCRXIFG.

Modified bits are **UCDORM** of **UCAxCTL1** register.

#### Returns

None.

## 25.3.2.15 void UART selectDeglitchTime ( uint32 t moduleInstance, uint32 t deglitchTime

Sets the deglitch time

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
deglitchTime	is the selected deglitch time Valid values are
	■ EUSCI_A_UART_DEGLITCH_TIME_2ns
	■ EUSCI_A_UART_DEGLITCH_TIME_50ns
	■ EUSCI_A_UART_DEGLITCH_TIME_100ns
	■ EUSCI_A_UART_DEGLITCH_TIME_200ns

Returns the address of the UART TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.

#### **Returns**

None

## 25.3.2.16 void UART\_setDormant ( uint32\_t moduleInstance )

Sets the UART module in dormant mode

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:	
	■ EUSCI_A0_BASE	
	■ EUSCI_A1_BASE	
	■ EUSCI_A2_BASE	
	■ EUSCI_A3_BASE	
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode	
		1

Puts USCI in sleep mode Only characters that are preceded by an idle-line or with address bit set UCRXIFG. In UART mode with automatic baud-rate detection, only the combination of a break and synch field sets UCRXIFG.

Modified register is UCAxCTL1

#### **Returns**

None.

## 25.3.2.17 void UART\_transmitAddress ( uint32\_t moduleInstance, uint\_fast8\_t transmitAddress )

Transmits the next byte to be transmitted marked as address depending on selected multiprocessor mode

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
transmitAddress	is the next byte to be transmitted

Modified register is UCAxCTL1, UCAxTXBUF

#### **Returns**

None.

#### 25.3.2.18 void UART\_transmitBreak ( uint32\_t moduleInstance )

Transmit break. Transmits a break with the next write to the transmit buffer. In UART mode with automatic baud-rate detection, EUSCI\_A\_UART\_AUTOMATICBAUDRATE\_SYNC(0x55) must be written into UCAxTXBUF to generate the required break/synch fields. Otherwise, DEFAULT\_SYNC(0x00) must be written into the transmit buffer. Also ensures module is ready for transmitting the next data

#### **Parameters**

moduleInstance	but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such asEUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode

Modified register is UCAxCTL1, UCAxTXBUF

#### **Returns**

None.

25.3.2.19 void UART transmitData ( uint32 t moduleInstance, uint fast8 t transmitData )

Transmits a byte from the UART Module.

#### **Parameters**

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode
transmitData	data to be transmitted from the UART module

This function will place the supplied data into UART transmit data register to start transmission

Modified register is **UCAxTXBUF** 

#### Returns

None.

## 25.3.2.20 void UART\_unregisterInterrupt ( uint32\_t moduleInstance )

Unregisters the interrupt handler for the UART module

moduleInstance	is the instance of the eUSCI A (UART) module. Valid parameters vary from part to part, but can include:
	■ EUSCI_A0_BASE
	■ EUSCI_A1_BASE
	■ EUSCI_A2_BASE
	■ EUSCI_A3_BASE
	It is important to note that for eUSCI modules, only "A" modules such as EUSCI_A0 can be used. "B" modules such as EUSCI_B0 do not support the UART mode.

This function unregisters the handler to be called when timer interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

## 26 Watchdog Timer (WDT\_A)

Module Operation	
Watchdog Mode	381
Interval Mode	381
Setting Reset Type	382
Programming Example	382
Definitions	383

## 26.1 Module Operation

MSP432 includes a standard watchdog module that is identical to the WDT\_A module of MSP430. By using DriverLib, the user can configure all aspects of the watchdog peripheral including using the watchdog in interval mode as well as watchdog mode.

## 26.2 Watchdog Mode

Once the module is initiated in watchdog mode, the timer will reset part if the count expires. The reset can be set as either a soft or hard reset. This use case is useful when the programmer wants to make sure that the code execution isn't perpetually stuck/locked in an unrecoverable state.

To configure the WDT module in watchdog mode, the WDT\_initWatchdogTimer function is used such as follows:

This will set the watchdog timer to be sourced from SMCLK and have a duration of 512, 000 SMCLK cycles. This means that once started, if the watchdog timer goes 512, 000 iterations without being reset a reset will occur. To reset the counter (after using WDT\_startTimer to start the timer), the user should use the WDT\_resetTimer function.

## 26.3 Interval Mode

MSP432 Driverlib can also configure the WDT module to work in interval mode. This turns the WDT into an ordinary 16-bit down counter with interrupt support. This can be used if the user needs access to another low power counter, however has already used other resources. To configure the module in interval mode, use the WDT\_initIntervalTimer function such as follows:

This will configure the WDT module to be sourced from SMCLK and have a period of 32, 000 cycles. In this example, we have previously configured SMCLK to be 64Khz making this timer's period be approximately half a second. After using the WDT\_startTimer function to start the timer, the user can service interrupts from interval mode after enabling interrupts using the Interrupt\_enableInterrupt function.

## 26.4 Setting Reset Type

The type of reset that occurs on watchdog timeout/password violation can be configured through the SysCtl module using the SysCtl\_setWDTPasswordViolationResetType and SysCtl\_setWDTTimeoutResetType APIs. These APIs will allow the user to change whether a soft or hard reset occurs on a watchdog timeout and password violation. For the user, the convenience functions WDT\_setPasswordViolationReset and WDT\_setTimeoutReset exist in the WDT APIs.

## 26.5 Programming Example

The DriverLib package contains a variety of different code examples that demonstrate the usage of the WDT module. These code examples are accessible under the examples/ folder of the MSPWare release as well as through TI Resource Explorer if using Code Composer Studio. These code examples provide a comprehensive list of use cases as well as practical applications involving each module.

Below is a very brief code example showing how to configure the WDT module in interval mode:

#### 26.6 **Definitions**

## **Functions**

- void WDT\_A\_clearTimer (void)
- void WDT\_A\_holdTimer (void)
- void WDT\_A\_initIntervalTimer (uint\_fast8\_t clockSelect, uint\_fast8\_t clockDivider)
- void WDT\_A\_initWatchdogTimer (uint\_fast8\_t clockSelect, uint\_fast8\_t clockDivider)
   void WDT\_A\_registerInterrupt (void(\*intHandler)(void))
- void WDT\_A\_setPasswordViolationReset (uint\_fast8\_t resetType)
- void WDT\_A\_setTimeoutReset (uint\_fast8\_t resetType)
- void WDT\_A\_startTimer (void)
- void WDT\_A\_unregisterInterrupt (void)

#### 26.6.1 **Detailed Description**

The code for this module is contained in driverlib/wdt.c, with driverlib/wdt.h containing the API declarations for use by applications.

## 26.6.2 Function Documentation

### 26.6.2.1 void WDT\_A\_clearTimer (void)

Clears the timer counter of the Watchdog Timer.

This function clears the watchdog timer count to 0x0000h. This function is used to "service the dog" when operating in watchdog mode.

#### **Returns**

None

## 26.6.2.2 void WDT\_A\_holdTimer ( void )

#### Holds the Watchdog Timer.

This function stops the watchdog timer from running. This way no interrupt or PUC is asserted.

#### **Returns**

None

Referenced by PCM\_gotoLPM4().

## 26.6.2.3 void WDT\_A\_initIntervalTimer ( uint\_fast8\_t clockSelect, uint\_fast8\_t clockDivider )

Sets the clock source for the Watchdog Timer in timer interval mode.

clockSelect	is the clock source that the watchdog timer will use. Valid values are
	■ WDT_A_CLOCKSOURCE_SMCLK [Default]
	■ WDT_A_CLOCKSOURCE_ACLK
	■ WDT_A_CLOCKSOURCE_VLOCLK
	■ WDT_A_CLOCKSOURCE_BCLK
clockIterations	is the number of clock iterations for a watchdog interval. Valid values are
	■ WDT_A_CLOCKITERATIONS_2G [Default]
	■ WDT_A_CLOCKITERATIONS_128M
	■ WDT_A_CLOCKITERATIONS_8192K
	■ WDT_A_CLOCKITERATIONS_512K
	■ WDT_A_CLOCKITERATIONS_32K
	■ WDT_A_CLOCKITERATIONS_8192
	■ WDT_A_CLOCKITERATIONS_512
	■ WDT_A_CLOCKITERATIONS_64

This function sets the watchdog timer as timer interval mode, which will assert an interrupt without causing a PUC.

#### **Returns**

None

## 26.6.2.4 void WDT\_A\_initWatchdogTimer ( uint\_fast8\_t clockSelect, uint\_fast8\_t clockDivider )

Sets the clock source for the Watchdog Timer in watchdog mode.

#### **Parameters**

clockSelect	is the clock source that the watchdog timer will use. Valid values are
	■ WDT_A_CLOCKSOURCE_SMCLK [Default]
	■ WDT_A_CLOCKSOURCE_ACLK
	■ WDT_A_CLOCKSOURCE_VLOCLK
	■ WDT_A_CLOCKSOURCE_BCLK
	L'alle a color of alle l'hand's a fara and alle l'accept Mal'd a la color de l'accept Mal'd
clockIterations	is the number of clock iterations for a watchdog timeout. Valid values are
	■ WDT_A_CLOCKITERATIONS_2G [Default]
	■ WDT_A_CLOCKITERATIONS_128M
	■ WDT_A_CLOCKITERATIONS_8192K
	■ WDT_A_CLOCKITERATIONS_512K
	■ WDT_A_CLOCKITERATIONS_32K
	■ WDT_A_CLOCKITERATIONS_8192
	■ WDT_A_CLOCKITERATIONS_512
	■ WDT_A_CLOCKITERATIONS_64

This function sets the watchdog timer in watchdog mode, which will cause a PUC when the timer overflows. When in the mode, a PUC can be avoided with a call to WDT\_A\_resetTimer() before the timer runs out.

#### **Returns**

None

#### 26.6.2.5 void WDT\_A\_registerInterrupt ( void(\*)(void) intHandler )

Registers an interrupt handler for the watchdog interrupt.

intHandler	is a pointer to the function to be called when the watchdog interrupt occurs.	

None.

References Interrupt\_enableInterrupt(), and Interrupt\_registerInterrupt().

#### 26.6.2.6 void WDT A setPasswordViolationReset ( uint fast8 t resetType )

Sets the type of RESET that happens when a watchdog password violation occurs.

**Parameters** 

resetType | The type of reset to set

The *resetType* parameter must be only one of the following values:

- WDT\_A\_HARD\_RESET
- WDT\_A\_SOFT\_RESET

#### Returns

None.

References SysCtl\_setWDTPasswordViolationResetType().

#### 26.6.2.7 void WDT A setTimeoutReset ( uint fast8 t resetType )

Sets the type of RESET that happens when a watchdog timeout occurs.

**Parameters** 

resetType The type of reset to set

The *resetType* parameter must be only one of the following values:

- WDT\_A\_HARD\_RESET
- WDT\_A\_SOFT\_RESET

#### Returns

None.

References SysCtl\_setWDTTimeoutResetType().

#### 26.6.2.8 void WDT\_A\_startTimer (void)

Starts the Watchdog Timer.

This function starts the watchdog timer functionality to start counting.

#### Returns

None

## 26.6.2.9 void WDT\_A\_unregisterInterrupt (void)

Unregisters the interrupt handler for the watchdog.

This function unregisters the handler to be called when a watchdog interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.

#### See Also

Interrupt\_registerInterrupt() for important information about registering interrupt handlers.

#### **Returns**

None.

References Interrupt\_disableInterrupt(), and Interrupt\_unregisterInterrupt().

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Auto
Amplifiers amplifier.ti.com Com
Data Converters dataconverter.ti.com Com
DLP® Products www.dlp.com Cons
DSP dsp.ti.com Ener
Clocks and Timers www.ti.com/clocks Indu
Interface interface.ti.com Med

Logic logic.ti.com
Power Mgmt power.ti.com
Microcontrollers microcontroller.ti.com

RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical

www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial

Industrial <a href="https://www.ti.com/industrial">www.ti.com/industrial</a>
Medical <a href="https://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense <a href="https://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>

Video and Imaging www.ti.com/video

www.ti.oon//vide

TI E2E Community e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated