Ajay KumarGargEngineeringCollege, Ghaziabad Department of CSE

ST-1 Solution-OddSemester (2022-23)

Course B.Tech

Subject Code KCS-302

Subject Name Computer Organization and Architecture

Semester 3rd Sem

Written By

: Mr. Vishal Jayaswal + Jahnsel.
: Mr. Anuag Guptu All M Reviewed By

HOD Name with signature

: Dr. Sunita Yadav Sunita

AJAY KUMAR ENGINEERING COLLEGE GARG

SESSIONAL TEST - I

SUB & COMPUTER ORGANISATION & ARCHITECTURE

CODE :- KCS - 302

4

SECTION - A

2.1) Define the term computer organization and computer archite-

Ans) It is concerned with the way the hardware components operate and the way they are connected together to form the computer eyesten

Analogy: Civil engineer's tack during building construction (cement, bricks, inon rods & other building materials).

Computer Architecture -

It is concerned with the extructure and behaver of the computer as seen by the well,

Analogy: Aschitecht's tack dwing the planning of a building. (overall layout, floor plan etc)

- 2.2) A digital computer has a common but system for 16 registers of 16 bits each. If the bus is constructed with multipleners. Drow a schematic diagram and find following.
 - (i) How many exection inputs one there in each multiplener?

 - (ii) what live of multipleners are needed?
 (iii) How many multipleners are there in the bus?
- Ans) (i) 4 selection inputs are there of
 - (ii) fire of multipleners = 24x1 as no of regitters are \$ 16 = 24 io lire of each multiplener is = 16 XI or 24 XI
 - (iii) freen, No. of bite in each register = 16. 00 No. of multiple nere = 16

9:3) Represent the following conditional control statements be two register transfer exotements with control function of (P=1) then (R1 + R2) elle if (g=1) then (R1 + R3) P° RK-R2 PIQ : RI - R3 (9.4) enplain the functional unit of digital computer at different levels with suitable diagram. Ans) A computer consists of five functionally independent units. (y) dutput 1 Input (5) control unit. 2 Memory unit (3) ALU Input Memory 3 Contral uner Durtput I/0 Processor () Inputunit: - The input unit accepts coded information from human operatore uling dericel such as Klyboards. Many other kinds of input devices for human-computer intera-- ctions are available, including the moule, joyetick etc. (2) Memory : - The information received is stored in the comp-- uter 12 memory, either for later we or to be processed immediately by the arithmetic and logic unit, Memory is a medium that stores the kinary information. 3 ALU (Asuthmetic and Logical unit): - ALU is a group of cercuits that performs anothemetic (addition, increament)

dege decreament or complement) and legic (AND, OR, NOT

, XOR etc) operations.

Control unit? The control unit controls the movement of date and instructions into and out of the process-or and controls the operation of the ALU. A control unit is a group of circuits that provides timing and lignals to all the operations in the computer and controls the data flow.

(5) Output unit 3 The output unit is the counter point of the input unit. The data that is processed by the CPU is displayed to the user via output unit such as speaker, monitor etc.

9.5) evaluate the courthmetic exatement wing stack organ--ized computer with zero-address instruction?

 $X = (A - B + C \cdot (D \cdot E - F)) / (G + H \cdot K)$

K

PUSH

Ans) $X = (A - B + C \cdot (D \cdot E - F)) / (G + H \cdot K)$ = $(AB - + C \cdot (DE \cdot F -)) / (G + K \cdot +)$ = $(AB - + C \cdot (DE \cdot F - *) / (G + K \cdot +)$ = $(AB - CDE \cdot F - * +) / (G + K \cdot +)$ $X = AB - CDE \cdot F - * + G + K \cdot +/$

operand Operation A - 2 OT A PUSH TOS EB PUSH $TOS \leftarrow (A-B)$ SUB TUS - &C PUSH TOS - D PUSH \$ TOS E PUSH TOS (D. E) MUL TOSE F PUSH TOS (D.E-F) SUB TOS (C.(D.E-F)) TOS = (A & -B + C · (D= -F)) MUL ADD 61 PUSH PUSH

Operation.	operand	
MUL		$TOS \leftarrow (H \cdot K)$ $TOS \leftarrow (G + H \cdot K)$
DIV		TOS (A-B+C. (D.E-F))
POP	×	$X = (A - B + C \cdot (D \cdot E - F))$
		(G1 + H . K)

9.6) what is the bus orbitration? Enplain Distributed arbitration scheme with the help of an enample.

Ans > * Bus Assistration il a process which decides among a number of devices aequilting to use the system bus,

which one to grant access.

* Bus Agibiteration prefers to the process by which the currebut and passes it to the another but suggesting processor unut

* It is of two types.

(1) Contralized Bus Assbituation :-In this a lingle but as bitter performs the suguered arbitration. It is futher divided as 3


a) Daily Chaining : - In this method the device which is "physically closer" to the but controller / arbitor will be


allowed to use the bus first.

b) Polling: - The controller is used to generate the address for the devices (unique priority) suggesting for bus.
The controller generates a sequence of master addresses. when the requesting matter device recognized its address, it activates the buly line and begins to use the bus.

() Independent Request Method :- In this, each device has a depenate pain of but request and but grant lines and

each pair has a pricerity alligned to it.





* Here all the devices participate is the effection of the next but

* Each device on the bus is assigned a 4-bit identification number.

* when one or more devices suggest a control of the bus, they assert the start arbitration lignal and place their 4-bit identification no.5 on arbitration lines.

* Each device compared the cade and changes its but position, accordingly.

It does see by placing a o at the input of their drive,

SECTION-C

1.7) An instruction is stæred at lacation 400 with its address field at location 401, the address field has the value 500. A processer registers RI contains the number 200. Evaluate the effective address if the addressing made of the instruction is (a) direct (b) immediate

(c) relative (d) register indirect (e) inden with R1 as the side inden Register. Memory

R1 200 PC 402

(a) direct made.

In this the address field contains the operaind address

80 EA. = 40+500

Memory 400 Instauction 401 Adress field, 500 402 Next instauction (b) Immediate Method.

Addrell field contains the operand.

- 3° €.A. = 401
- c) Relative.


E. A.
$$\pm$$
 A + (R)
= A + (R1)
= 500 + 402 200

- 700

- d) Register Indirect.

 Content to effective address of open and,

 The suggester, points to effective address of open and, 00 E.A. = 200
- e) Inden with RI as Inden EA. = A + (Inden Register) = 500 + 200 = 700



Scanned with CamScanner