# US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

Inventor(s)

12396340

August 19, 2025

Kim; Hun et al.

# **Display device**

#### **Abstract**

A display is provided. The display device includes a display area and a non-display area located around the display area; a base layer; an organic light-emitting diode (OLED) that is located on the base layer in the display area; and a first crack detection line that is located on the base layer in the non-display area; wherein the first crack detection line comprises a first line that extends substantially in a first direction along a first edge of the display area, a second line that is separated from the first line and extends substantially in the first direction, and a third line that is connected to an end of the first line and an end of the second line, wherein a cross-sectional shape of the first line in a second direction crossing the first direction is inversely tapered.

Inventors: Kim; Hun (Seoul, KR), Kim; Yong Jin (Cheonan-si, KR), Wang; Soon Jung

(Suwon-si, KR), Lee; Keun Soo (Cheonan-si, KR), Lee; Jae Ho (Suwon-si, KR),

Chae; Kyung Chan (Hwaseong-si, KR)

**Applicant: Samsung Display Co., Ltd.** (Yongin-Si, KR)

Family ID: 1000008764840

Assignee: Samsung Display Co., Ltd. (Yongin-si, KR)

Appl. No.: 18/395785

Filed: December 26, 2023

# **Prior Publication Data**

**Document Identifier**US 20240130182 A1

Publication Date
Apr. 18, 2024

## **Foreign Application Priority Data**

KR 10-2016-0166618 Dec. 08, 2016

## **Related U.S. Application Data**

continuation parent-doc US 18091091 20221229 US 11895887 child-doc US 18395785 continuation parent-doc US 17331604 20210526 US 11569338 20230131 child-doc US 18091091 continuation parent-doc US 16827540 20200323 US 11049927 20210629 child-doc US 17331604 continuation parent-doc US 16360993 20190321 US 10636864 20200428 child-doc US 16360993 continuation parent-doc US 15612811 20170602 US 10276646 20190430 child-doc US 16360993

## **Publication Classification**

Int. Cl.: H10K59/131 (20230101); G01N27/20 (20060101); H10K50/844 (20230101); H10K59/121 (20230101); H10K59/122 (20230101); H10K71/70 (20230101); H10K59/12 (20230101); H10K59/80 (20230101)

### **U.S. Cl.:**

CPC **H10K59/131** (20230201); **G01N27/20** (20130101); **H10K50/844** (20230201); **H10K59/1213** (20230201); **H10K59/122** (20230201); **H10K71/70** (20230201); H10K59/1201 (20230201); H10K59/8731 (20230201)

## **Field of Classification Search**

**CPC:** H10K (59/131); H10K (59/122); H10K (50/844); H10K (71/70); G01N (27/20)

## **References Cited**

#### **U.S. PATENT DOCUMENTS**

C.S. ITHELTI DOC	CIVILITIO	CIST THE INT DOCUMENTS							
Patent No.	<b>Issued Date</b>	<b>Patentee Name</b>	U.S. Cl.	CPC					
6380006	12/2001	Kido	N/A	N/A					
8350266	12/2012	Ahn	N/A	N/A					
8778710	12/2013	Ahn	N/A	N/A					
8928018	12/2014	Ikeda et al.	N/A	N/A					
9190630	12/2014	Kim et al.	N/A	N/A					
9647233	12/2016	Kim et al.	N/A	N/A					
9685626	12/2016	Kim	N/A	N/A					
9818975	12/2016	Hong et al.	N/A	N/A					
9928768	12/2017	Kim et al.	N/A	N/A					
9966558	12/2017	Kim	N/A	N/A					
10026793	12/2017	Jeon	N/A	N/A					
10069105	12/2017	Hong et al.	N/A	N/A					
10096667	12/2017	Park	N/A	N/A					
10276646	12/2018	Kim et al.	N/A	N/A					
10326099	12/2018	Kim	N/A	N/A					
10332433	12/2018	Kim et al.	N/A	N/A					
10374192	12/2018	Hong et al.	N/A	N/A					
10636864	12/2019	Kim et al.	N/A	N/A					
10734603	12/2019	Hong et al.	N/A	N/A					
10749137	12/2019	Kim	N/A	N/A					

10990520	12/2020	nong et al.	1N/H	1N/A			
11108010	12/2020	Kim	N/A	N/A			
11895887	12/2023	Kim	N/A	G01N 27/20			
2014/0131683	12/2013	Kim	438/22	H10K 50/844			
2014/0176844	12/2013	Yanagisawa	N/A	N/A			
2015/0171151	12/2014	Chae	N/A	N/A			
2016/0218165	12/2015	Park et al.	N/A	N/A			
2016/0225312	12/2015	Byun et al.	N/A	N/A			
2016/0232826	12/2015	Cho	N/A	N/A			
2016/0240598	12/2015	You	N/A	N/A			
2016/0260928	12/2015	Choi et al.	N/A	N/A			
2016/0293078	12/2015	Byun	N/A	N/A			
2016/0293883	12/2015	Hong et al.	N/A	N/A			
2016/0300902	12/2015	You et al.	N/A	N/A			
2016/0322451	12/2015	Park	N/A	N/A			
2016/0351093	12/2015	Kim et al.	N/A	N/A			
2017/0031323	12/2016	Kim et al.	N/A	N/A			
2017/0117346	12/2016	Kim	N/A	N/A			
2017/0194402	12/2016	Choi et al.	N/A	N/A			
2017/0287936	12/2016	Kim et al.	N/A	N/A			
2018/0090517	12/2017	Park et al.	N/A	N/A			
2018/0151642	12/2017	Oh	N/A	N/A			
2018/0151849	12/2017	Kim	N/A	H01L 23/49816			
2018/0174505	12/2017	Mandlik et al.	N/A	N/A			
2018/0182274	12/2017	Jung et al.	N/A	N/A			
2021/0391555	12/2020	Kim	N/A	N/A			
2022/0246701	12/2021	Lee et al.	N/A	N/A			
2022/0302423	12/2021	Tan et al.	N/A	N/A			
FOREIGN PATENT DOCUMENTS							
Patent No.	<b>Application Date</b>	Country	CPC				
105957874	12/2015	CN	N/A				
106057848	12/2015	CN	N/A				
106057853	12/2015	CN	N/A				
103811530	12/2015	CN	N/A				
106206654	12/2015	CN	N/A				
5008606	12/2011	JP	N/A				
10-2001-0111552	12/2000	KR	N/A				
10-2012-0092508	12/2011	KR	N/A				
10-2014-0060152	12/2013	KR	N/A				
10-2016-0091529	12/2015	KR	N/A				
10-2016-0100135	12/2015	KR	N/A				

KR

KR

KR

KR

N/A

N/A

N/A

N/A

Hong et al.

N/A

N/A

*Primary Examiner:* Nicely; Joseph C.

12/2015

12/2015

12/2016

12/2018

10-2016-0116240

10-2016-0129156

10-1717933

10-1978783

10998520

12/2020

# **Background/Summary**

(1) This application is a continuation application of U.S. patent application Ser. No. 18/091,091 filed on Dec. 29, 2022 (now U.S. Pat. No. 11,895,887), which is a continuation application of U.S. patent application Ser. No. 17/331,604 filed on May 26, 2021 (now U.S. Pat. No. 11,569,338), which is a continuation application of U.S. patent application Ser. No. 16/827,540 filed on Mar. 23, 2020 (now U.S. Pat. No. 11,049,927), which is a continuation application of U.S. patent application Ser. No. 16/360,993 filed on Mar. 21, 2019 (now U.S. Pat. No. 10,636,864), which is a continuation application of U.S. patent application Ser. No. 15/612,811 filed on Jun. 2, 2017 (now U.S. Pat. No. 10,276,646), which claims priority under 35 USC § 119 to Korean Patent Application No. 10-2016-0166618, filed on Dec. 8, 2016, in the Korean Intellectual Property Office, the disclosures of which are incorporated herein in their entirety by reference.

#### BACKGROUND

- 1. Field
- (1) The present inventive concept relates to a display device.
- 2. Description of the Related Art
- (2) Recently, partially bent display devices as well as flat display devices have been developed.
- (3) In flat display devices or partially bent display devices, cracks may occur due to stress, which may cause malfunction of the display devices. Therefore, it is important to accurately detect cracks. SUMMARY
- (4) Aspects of the inventive concept provide a display device whose cracks can be detected easily and more accurately.
- (5) However, aspects of the inventive concept are not restricted to the one set forth herein. The above and other aspects of the inventive concept will become more apparent to one of ordinary skill in the art to which the inventive concept pertains by referencing the detailed description of the inventive concept given below.
- (6) According to an aspect of the inventive concept, there is provided a display device. The display device includes a display area and a non-display area located around the display area; a base layer; an organic light-emitting diode (OLED) that is located on the base layer in the display area; and a first crack detection line that is located on the base layer in the non-display area; wherein the first crack detection line comprises a first line that extends substantially in a first direction along a first edge of the display area, a second line that is separated from the first line and extends substantially in the first direction, and a third line that is connected to an end of the first line and an end of the second line, wherein a cross-sectional shape of the first line in a second direction crossing the first direction is inversely tapered.
- (7) According to another aspect of the inventive concept, there is provided a display device. The display device includes a display area and a non-display area located around the display area; a base layer; a thin-film transistor that is located on the base layer in the display area; a pad that is located on the base layer in the non-display area; a data line that is located on the base layer, extends substantially in a first direction, is electrically connected to the thin-film transistor in the display area, and is electrically connected to the pad in the non-display area; and a crack detection pattern that is located between an edge of the base layer and the data line in the non-display area and separated from the data line, wherein a cross-sectional shape of the crack detection line in a second direction crossing the first direction is inversely tapered.

## **Description**

#### BRIEF DESCRIPTION OF THE DRAWINGS

- (1) These and/or other aspects will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings in which:
- (2) FIG. **1** is a schematic plan view of a display device according to an embodiment;
- (3) FIG. **2** is an equivalent circuit diagram of one pixel element of the display device according to the embodiment of FIG. **1**;
- (4) FIG. **3** is an enlarged plan view of a portion 'S' of FIG. **1**;
- (5) FIG. **4** is a cross-sectional view taken along the line A-A' of FIG. **3**;
- (6) FIG. **5** is a cross-sectional view taken along the lines B-B' and C-C' of FIG. **1**;
- (7) FIGS. **6**, **7**, **8**, **9**, **10**, **11**, **12** and **13** are cross-sectional views illustrating the process of manufacturing the portion of FIG. **4**;
- (8) FIGS. **14**, **15**, **16**, **17** and **18** are cross-sectional views illustrating the process of manufacturing the portion of FIG. **5**;
- (9) FIG. **19** is a schematic perspective view of the structure of the display device of FIG. **1** in a case where the display device is bent;
- (10) FIG. **20** is a cross-sectional view taken along the line X-X' of FIG. **19**;
- (11) FIG. **21** is a cross-sectional view taken along the line Y-Y' of FIG. **19**;
- (12) FIG. **22** is a schematic perspective view of the structure of a modified embodiment of the display device illustrated in FIG. **19**;
- (13) FIG. **23** is a cross-sectional view taken along the line Xa-Xa' of FIG. **22**;
- (14) FIG. **24** is a cross-sectional view taken along the line Ya-Ya' of FIG. **22**;
- (15) FIG. **25** is a schematic perspective view of the structure of a modified embodiment of the display device illustrated in FIG. **19**;
- (16) FIG. **26** is a cross-sectional view taken along the line Xb-Xb' of FIG. **25**;
- (17) FIG. 27 is a cross-sectional view taken along the line Yb-Yb' of FIG. 25; and
- (18) FIG. **28** is a cross-sectional view of modified examples of a cross-sectional shape of a first line of a first crack detection line illustrated in FIG. **4**.

#### DETAILED DESCRIPTION

- (19) Features of the inventive concept and methods of accomplishing the same may be understood more readily by reference to the following detailed description of embodiments and the accompanying drawings. The inventive concept may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will fully convey the concept of the inventive concept to those skilled in the art, and the inventive concept will only be defined by the appended claims. Like reference numerals refer to like elements throughout the specification.
- (20) The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the inventive concept. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- (21) It will be understood that when an element or layer is referred to as being "on" "connected to" or "coupled to" another element or layer, it may be directly on, connected or coupled to the other element or layer, or intervening elements or layers may be present. In contrast, when an element is

- referred to as being "directly on", "directly connected to" or "directly coupled to" another element or layer, there are no intervening elements or layers present. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
- (22) It will be understood that, although the terms first, second, etc., may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections are not limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the inventive concept.
- (23) Spatially relative terms, such as "beneath", "below", "lower", "above", "upper", and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the exemplary term "below" can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein are to be interpreted accordingly.
- (24) Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the present application belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and this specification and not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- (25) In the following embodiments, the x-axis, the y-axis, and the z-axis are not limited to three axes on an orthogonal coordinate system but may be interpreted in a broad sense, including the three axes. For example, the x-, y-, and z-axes may be orthogonal to each other but may also refer to different directions that are not orthogonal to each other.
- (26) Throughout the specification, same or like reference characters in the drawings denote same or like elements.
- (27) Hereinafter, embodiments of the inventive concept will be described with reference to the attached drawings.
- (28) FIG. **1** is a schematic plan view of a display device **1** according to an embodiment. FIG. **2** is an equivalent circuit diagram of one pixel element PX of the display device **1** according to the embodiment of FIG. **1**. FIG. **3** is an enlarged plan view of a portion 'S' of FIG. **1**.
- (29) Referring to FIG. **1**, the display device **1** according to the embodiment includes a display area DA in which an image recognizable by a user is displayed and a non-display area NDA which is located around the display area DA. The non-display area NDA includes a pad area PA. The display area DA is an area in which pixel elements PX are disposed to form an image, and the non-display area NDA is an area in which no image is formed. The pad area PA of the non-display area NDA is an area in which pads for transmitting external power and control signals to each element of the display device **1** are located.
- (30) If a vertical direction y is referred to as a first direction and a horizontal direction x as a second direction on the basis of the drawing, the display area DA may include a first edge e1 that is located on a left side of the drawing, a second edge e2 that faces the first edge e1 and is located on a right side of the drawing, a third edge e3 that is located between the first edge e1 and the second edge e2 and positioned on an tipper side of the drawing, and a fourth edge e4 that faces the third edge e3 and is located on a lower side of the drawing. The pad area PA may be located outside the fourth

- edge e4 of the display area DA.
- (31) A plurality of signal lines (**121** and **171**) and a pixel element PX are located on a base layer **110** of the display device **1**.
- (32) The pixel element PX is located in the display area DA and may be provided in a plurality in the display area DA. The pixel element PX denotes a group of elements included in one pixel, which is a minimum unit for displaying an image.
- (33) The signal lines (**121** and **171**) include a gate line **121**, which delivers a gate signal or a scan signal and extends in the second direction x, and a data line **171**, which delivers a data signal, extends in the first direction y that crosses the second direction x, and is insulated from the gate line **121**. The gate line **121** and the data line **171** may be located in the display area DA, and part of the gate line **121** and part of the data line **171** may extend up to the non-display area NDA.
- (34) A data pad P1 may be located on the base layer 110 and in the pad area PA. The data pad P1 delivers a data voltage received from an external source to the data line 171. The data pad P1 may be connected to the data line 171 extending to the non-display area NDA, more specifically, to the pad area PA.
- (35) Although not illustrated in FIG. **1**, a driving voltage line **172** (see FIG. **2**) for delivering a driving voltage may further be disposed on the base layer **110** of the display device **1**. The driving voltage line **172** may extend substantially parallel to the data line **171**.
- (36) Referring to FIG. **2**, each pixel element PX includes a driving thin-film transistor Qd as a switching element, a switching thin-film transistor Qs as a switching element, a storage capacitor Cst and an organic light-emitting diode (OLED) LD, and further includes part of the gate line **121**, part of the data line **171** and part of the driving voltage line **172**.
- (37) The driving thin-film transistor Qd has a control terminal, an input terminal and an output terminal. The control terminal is connected to the switching thin-film transistor Qs, the input terminal is connected to the driving voltage line **172**, which provides a driving voltage Vdd, and the output terminal is connected to the OLED LD. The driving thin-film transistor Qd controls an electric current I supplied to the OLED LD.
- (38) The switching thin-film transistor Qs also has a control terminal, an input terminal and an output terminal. The control terminal is connected to the gate line **121**, the input terminal is connected to the data line **171**, and the output terminal is connected to the control terminal of the driving thin-film transistor Qd. The switching thin-film transistor Qs delivers a data voltage applied to the data line **171** to the driving thin-film transistor Qd in response to a scan signal transmitted to the gate line **121**.
- (39) The storage capacitor Cst is connected between the control terminal and the input terminal of the driving thin-film transistor Qd. The storage capacitor Cst is charged with a data voltage applied to the control terminal of the driving thin-film transistor Qd and maintains the charged data voltage for a predetermined period even after the switching thin-film transistor Qs is turned off.
- (40) The OLED LD includes an anode, which is connected to the output terminal of the driving thin-film transistor Qd, a cathode, which is connected to a common voltage line providing a common voltage Vss, and an organic light-emitting layer. The OLED LD emits light with different intensity according to the electric current I output from the driving thin-film transistor Qd so as to display an image.
- (41) In the embodiment described above, in relation to each of the switching thin-film transistor Qs and the driving thin-film transistor Qd, the control terminal may be a gate electrode, the input terminal may be any one of a source electrode and a drain electrode, and the output terminal may be the other one of the source electrode and the drain electrode. For example, when the input terminal is a source electrode, the output terminal may be a drain electrode.
- (42) Referring back to FIG. **1**, a first crack detection line CD**1** may be located on the base layer **110** of the display device **1**. The first crack detection line CD**1** may be located in the non-display area NDA.

- (43) The first crack detection line CD**1** may be located in the non-display area NDA outside the first edge e**1** of the display area DA.
- (44) The first crack detection line CD1 may include a first line CD1a that extends substantially in the first direction y along the first edge e1 of the display area DA, a second line CD1b that is separated from the first line CD1a and extends substantially in the first direction y, and a third line CD1c that connects an end of the first line CD1a and an end of the second line CD1b.
- (45) The first line CD1a and the second line CD1b may be located in the non-display area NDA outside a left side of the display area DA. In some embodiments, the third line CD1c may be located outside an upper side of the display area DA or located in the non-display area NDA outside the third edge e3 of the display area DA as illustrated in FIG. 1.
- (46) A cross-sectional shape of the first line CD1a in the second direction x may be inversely tapered. In some embodiments, a cross-sectional shape of the second line CD1b in the second direction x may also be inversely tapered. Also, in some embodiments, a cross-sectional shape of the third line CD1c in the first direction y may be inversely tapered. When a crack is generated in the non-display area NDA of the display device 1, it may be transmitted to the first crack detection line CD1, thus partially damaging or breaking the first crack detection line CD1. In particular, when the cross-sectional shape of at least any one of the first line CD1a and the second line CD1b is inversely tapered, for example, has a smaller lower width than an upper width, the first crack detection line CD1 can be more easily damaged or broken by the crack. Therefore, cracks in the display device 1 can be easily detected, thereby preventing defects of the display device 1 due to cracks.
- (47) Referring to FIG. **3**, the first crack detection line CD**1** may be spaced apart from an edge E of the base layer **110** by a predetermined distance. This is to prevent the first crack detection line CD**1** from being damaged in the process of cutting a mother substrate during the process of manufacturing a display device. In some embodiments, a shortest gap or distance L**1** between the first crack detection line CD**1** and the edge E of the base layer **110** may be 50 to 100  $\mu$ m.
- (48) In some embodiments, a line width W of the first line CD1a, i.e., a width of the first line CD1a measured along the second direction x, may be in a range of 5 to 10  $\mu$ m. Similarly, a line width of the second line CD1b may also be in a range of 5 to 10  $\mu$ m.
- (49) In some embodiments, a distance L**2** between the first line CD**1**a and the second line CD**1**b measured along the second direction x may be in a range of 15 to 20  $\mu$ m.
- (50) Referring back to FIG. **1**, like the first crack detection line CD**1**, a second crack detection line CD**2** may be located on the base layer **110** of the display device **1**. The second crack detection line CD**2** may be located in the non-display area NDA of the display device **1**. The second crack detection line CD**2** may be located in the non-display area NDA outside the second edge e**2** of the display area DA.
- (51) The second crack detection line CD2 may include a fourth line CD2a that extends substantially in the first direction y along the second edge e2 of the display area DA, a fifth line CD2b that is separated from the fourth line CD2a and extends substantially in the first direction y, and a sixth line CD2c that connects an end of the fourth line CD2a and an end of the fifth line CD2b. A cross-sectional shape of the fourth line CD2a in the second direction x may be inversely tapered. In some embodiments, a cross-sectional shape of the fifth line CD2b in the second direction x may also be inversely tapered. Also, in some embodiments, a cross-sectional shape of the sixth line CD2c in the first direction y may be inversely tapered.
- (52) That is, the first and second crack detection lines CD**1** and CD**2** are formed in the non-display area NDA adjacent to both edges of the display area DA and are formed in the shape of a hemiring. (53) However, the shape of each of the first and second crack sensing lines CD**1** and CD**2** is not limited to the shape in the above embodiment. For example, the first crack detection line CD**1** may further include a line extending along the first direction y in addition to the first line CD**1***a* and the

second line CD1b. In this case, a connector that connects the second line CD1b and the additional

- line may be further included in the first crack detection line CD1. Similarly, the second crack detection line CD2 may further include an additional line and a connector in addition to the fourth line CD2*a* and the fifth line CD2*b*.
- (54) First through fourth test pads TP1 through TP4 may be positioned in the pad area PA. The first test pad TP1 and the second test pad P2 transmit test signals for detecting cracks to the first crack detection line CDL. An end of the first line CD1a may extend up to the pad area PA to be connected to the first test pad TP1, and an end of the second line CD b may extend up to the pad region PA to be connected to the second test pad TP2.
- (55) There is a high probability that no crack will occur in the display device **1** before the process of cutting a mother substrate or before the process of bending part of the display device **1**. When a crack is generated in the display device **1** and damage is done to the first crack detection line CD**1**, a resistance value of the first crack detection line CD**1** may increase, and the first crack detection line CD**1** may be partially broken.
- (56) Therefore, a voltage is applied to the first test pad TP1 and the second test pad TP2 before the cutting process or the bending process to obtain a first test value (e.g., an electric current value), the voltage is applied to the first test pad TP1 and the second test pad TP2 after the cutting process or the bending process to obtain a second test value (e.g., an electric current value), and the first test value and the second test value are compared to determine whether a crack has occurred in the display device 1.
- (57) However, the above-described crack detection process is merely an example, and whether a crack has occurred in the display device **1** can be detected in various ways using the first crack detection line CD**1**.
- (58) Like the first test pad TP1 and the second test pad TP2, the third test pad TP3 and the fourth test pad TP4 transmit test signals for detecting cracks to the second crack detection line CD2. An end of the fourth line CD2*a* may extend up to the pad area PA to be connected to the third test pad TP3, and an end of the fifth line CD2*b* may extend up to the pad region PA to be connected to the fourth test pad TP4.
- (59) A first crack detection pattern CDP1 for detecting cracks in the pad area PA may be located in the pad area PA. The first crack detection pattern CDP1 may be separated from the data line 171 located in the pad area PA and may be disposed between a left edge of the base layer 110 and a leftmost data line 171.
- (60) In some embodiments, the first crack detection pattern CDP**1** may include a first pattern CDP**1***a* that extends in the first direction y, a second pattern CDP**1***b* that is separated from the first pattern CDP**1***a* and extends in the first direction y, and a first connection pattern CDP**1***c* that connects the first pattern CDP**1***a* and the second pattern CDP**1***b*.
- (61) In some embodiments, a cross-sectional shape of the first pattern CDP**1***a* in the second direction x may be inversely tapered, and a cross-sectional shape of the second pattern CDP**1***b* in the second direction x may also be inversely tapered. Accordingly, cracks occurring in the pad area PA of the display device **1** can be easily detected.
- (62) A second crack detection pattern CDP2 may further be provided on the opposite side of the pad area PA to the first crack detection pattern CDP1. The second crack detection pattern CDP2 may be separated from the data line **171** located in the pad area PA and may be disposed between a right edge of the base layer **110** and a rightmost data line **171**.
- (63) In some embodiments, like the first crack detection pattern CDP1, the second crack detection pattern CDP2 may include a third pattern CDP2a that extends in the first direction y, a fourth pattern CDP2b that is separated from the third pattern CDP2a and extends in the first direction y, and a second connection pattern CDP2c that connects the third pattern CDP2a and the fourth pattern CDP2b. In some embodiments, a cross-sectional shape of the third pattern CDP2a in the second direction x may be inversely tapered, and a cross-sectional shape of the fourth pattern CDP2b in the second direction x may also be inversely tapered.

- (64) A fifth test pad TP11, a sixth test pad TP12, a seventh test pad TP21 and an eighth test pad TP22 to which test signals for detecting cracks are transmitted are located on the base layer 110 in the pad area PA. The fifth test pad TP1 may be connected to the first pattern CDP1a, the sixth test pad TP12 may be connected to the second pattern CDP1b, the seventh test pad TP21 may be connected to the third pattern CDP2a, and the eighth test pad TP22 may be connected to the fourth pattern CDP2b. The crack detection process is the same as or similar to that described above in the description of the first crack detection line CD1, and thus a description of the crack detection process is omitted.
- (65) A dam DM may be located on the base layer **110** in the non-display area NDA in order to prevent organic matter located in the display area DA from flowing over the edge of the base layer **110**. In FIG. **1**, one dam DM is illustrated as an example. However, in some other embodiments, two or more dams DM may be formed.
- (66) The dam DM may surround the display area DA and may be located between the first and second crack detection lines CD1 and CD2 and the display area DA. In other words, the first crack detection line CDL1 and the second crack detection line CD2 may be located relatively further from the center than the dam DM.
- (67) The layer structure of the display device **1** according to the embodiment will hereinafter be described in detail with reference to the drawings. Since the switching thin-film transistor Qs and the driving thin-film transistor Qd of each pixel element PX have the same layer structure, the layer structure of the display device **1** will be described in detail according to a stacking sequence, focusing mainly on the driving thin-film transistor Qd and the OLED LD of the pixel element PX. A driver circuit for driving the pixel element PX may also be formed in the non-display area NDA of the display device **1**. Since the driver circuit includes a plurality of signal lines and a plurality of thin-film transistors, one circuit thin-film transistor Ts will be described as an example. In the following description, elements and features identical to those described above will be mentioned briefly or omitted.
- (68) FIG. **4** is a cross-sectional view taken along the line A-A' of FIG. **3**. FIG. **5** is a cross-sectional view taken along the lines B-B' and C-C' of FIG. **1**.
- (69) Referring to FIGS. 1 and 3 through 5, the base layer 110 of the display device 1 may be made of transparent resin. For example, the base layer 110 may include polymethylmethacrylate resin, polyimide resin, acrylic resin, polyacrylate resin, polycarbonate resin, polyether resin, sulfonic acid resin, polyethylene terephthalate resin, etc. The base layer 110 may be a transparent flexible substrate having flexibility such as elasticity. That is, the base layer 110 is foldable, bendable, rollable, or stretchable in at least one direction. In an embodiment, the base layer 110 may be a transparent ceramic substrate such as a glass substrate, a quartz substrate or a transparent alumina substrate.
- (70) A buffer layer **111** may be located on the base layer **110**. The buffer layer **111** may be made of a silicon compound, transparent resin, or the like. For example, the buffer layer **111** may include at least one buffer film that contains silicon oxide, silicon nitride, silicon oxycarbide, silicon carbonitride, polyacrylate resin, polynethacrylate resin, olefin resin and/or polyvinyl resin. According to embodiments, the buffer layer ill may include two buffer films made of different silicon compounds. Alternatively, the buffer layer **111** may have a structure in which at least one buffer film containing a silicon compound and at least one buffer film containing transparent resin are stacked substantially alternately. However, the structure of the buffer layer **111** may vary depending on the configuration, dimensions, use, etc., of the display device **1**. The buffer layer **120** may prevent penetration of unnecessary components such as impurities, metal atoms and moisture. In addition, the buffer layer **111** may planarize the surface of the base layer **110**.
- (71) A semiconductor layer **135** of the driving thin-film transistor Qd and a semiconductor layer **35** of the circuit thin-film transistor Ts may be located on the buffer layer **111**. Each of the semiconductor layers **35** and **135** may be made of polysilicon, an oxide semiconductor, or the like.

The oxide semiconductor may include at least one of an oxide of titanium (Ti), hafnium (Hf), zirconium (Zr), aluminum (Al), tantalum (Ta), germanium (Ge), zinc (Zn), gallium (Ga), tin (Sn) or indium (In) and composite oxides of these materials such as indium-gallium-zinc oxide (InGaZnO4), indium-zinc oxide (In—Zn—O), zinc-tin oxide (Zn—Sn—O) indium-gallium oxide (In—Ga—O), indium-tin oxide (In—Sn—O), indium-zirconium oxide (In—Zr—O), indiumzirconium-zinc oxide (Ln-Zr—Zn—O), indium-zirconium-tin oxide (In—Zr—Sn—O), indiumzirconium-gallium oxide (In—Zr—Ga—O), indium-aluminum oxide (In—Al—O), indium-zincaluminum oxide (In—Zn—Al—O), indium-tin-alum inurn oxide (In—Sn—Al—O), indiumaluminum-gallium oxide (In—Al—Ga—O), indium-tantalum oxide (in-Ta—O), indium-tantalumzinc oxide (In-Ta—Zn-O), indium-tantalum-tin oxide (In—Ta—Sn—O), indium-tantalum-gallium oxide (In—Ta—Ga—O), indium-germanium oxide (In—Ge—O), indium-germanium-zinc oxide (In—Ge—Zn—O), indium-germanium-tin oxide (In—Ge—Sn—O), indium-germanium-gallium oxide (in-Ge—Ga—O), titanium-indium-zinc oxide (Ti—In—Zn—O) and hafnium-indium-zinc oxide (Hf—In—Zn—O). When the semiconductor layers 35 and 135 are made of an oxide semiconductor, a protective layer may be added to protect the oxide semiconductor, which is vulnerable to external environments such as high temperatures.

- (72) A gate insulating layer **113**, which covers the semiconductor layers **35** and **135**, may be disposed on the buffer layer **111**. The gate insulating layer **113** may be made of a silicon compound such as silicon oxide or silicon carbide. Alternatively, the gate insulating layer **113** may be made of a metal oxide such as hafnium oxide, aluminum oxide, zirconium oxide, titanium oxide or tantalum oxide.
- (73) Gate electrodes **25** and **125** may be located on the gate insulating layer **113** and may overlap the semiconductor layers **35** and **135**. Each of the gate electrodes **25** and **125** may be a single layer or a multilayer made of a low-resistance material or a highly corrosive material such as Al, Ti, Mo, Cu, Ni, or an alloy of these materials.
- (74) A first interlayer insulating film **115**, which covers the gate electrodes **25** and **125**, may be disposed on the gate insulating layer **113**. The first interlayer insulating film **115** may separate the gate electrode **25** of the circuit thin-film transistor Ts and the gate electrode **125** of the driving thin-film transistor Qd from wiring layers and/or electrodes disposed on the gate electrodes **25** and **125**. The first interlayer insulating film **115** may include a silicon compound, transparent resin, or the like. For example, the first interlayer insulating film **115** may include silicon oxide, silicon nitride, silicon oxynitride, silicon carbonitride, silicon oxycarbide, polyacrylate resin, polymethacrylate resin, olefin resin, polyvinyl resin, or the like.
- (75) A power supply line **71**, the data line **171**, source electrodes **73** and **173**, and drain electrodes **75** and **175** may be located on the first interlayer insulating film **115**. In some embodiments, the power supply line **71** may be the common voltage line to which the common voltage Vss (see FIG. **2**) described above with reference to FIG. **2** is applied.
- (76) The source electrode **73** and the drain electrode **75** of the circuit thin-film transistor Ts may be electrically connected to the semiconductor layer **35** of the circuit thin-film transistor Ts through contact holes formed in the first interlayer insulating film **115** and the gate insulating layer **113**. (77) The source electrode **173** and the drain electrode **175** of the driving thin-film transistor Qd may be connected to the semiconductor layer **135** of the driving thin-film transistor Qd through contact holes formed in the first interlayer insulating film **115** and the gate insulating layer **113**. (78) Each of the power supply line **71**, the data line **171**, the source electrodes **73** and **173** and the drain electrodes **75** and **175** may be a single layer or a multilayer made of a low-resistance material or a highly corrosive material such as Al, Ti, Mo, Cu, Ni, or an alloy of these materials. For example, the multilayer may be a triple layer of Ti/Cu/Ti, Ti/Ag/Ti, or Mo/Al/Mo.
- (79) The semiconductor layer **135**, the gate electrode **125**, the source electrode **173** and the drain electrode **175** located in the display area DA form the driving thin-film transistor Qd serving as a switching element. Similarly, the semiconductor layer **35**, the gate electrode **25**, the source

- electrode **73** and the drain electrode **75** located in the non-display area NDA form the circuit thinfilm transistor Ts serving as a switching element.
- (80) A second interlayer insulating film **117**, which covers the driving thin-film transistor Qd and the data line **171** of the display area DA, may be located on the first interlayer insulating film **115**. The second interlayer insulating film **117** may cover the circuit thin-film transistor Ts and extend up to the non-display area NDA to partially cover the power supply line **71**.
- (81) The second interlayer insulating film **117** may be made of an organic material. For example, the second interlayer insulating film **117** may include polyimide resin, photoresist, acrylic resin, polyamide resin, siloxane resin, or the like. These materials may be used alone or in combination with each other. In other embodiments, the second interlayer insulating film **117** may be made of an inorganic material such as a silicon compound, a metal oxide, or the like. For example, the second interlayer insulating film **117** may include silicon oxide, silicon nitride, silicon oxynitride, silicon oxycarbide, silicon carbonitride, aluminum oxide, titanium oxide, tantalum oxide, magnesium oxide, zinc oxide, hafnium oxide, zirconium oxide, titanium oxide, or the like.
- (82) A connection electrode **211** and a first electrode **210** may be located on the second interlayer insulating film **117**. The first electrode **210** may be electrically connected to the drain electrode **175** of the driving thin-film transistor Qd through a contact hole formed in the second interlayer insulating film **117**. The first electrode **210** may be the anode of the OLED LD.
- (83) The connection electrode **211** and the first electrode **210** may be made of the same material. In an example, each of the connection electrode **211** and the first electrode **210** may include a reflective film made of Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr or a compound of these materials and a transparent or translucent electrode layer formed on the reflective film. The transparent or translucent electrode layer may include at least one of indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), indium oxide (In.sub.2O.sub.3), indium gallium oxide (IGO), and aluminum zinc oxide (AZO).
- (84) The connection electrode **211** may be connected to the power supply line **71** and may contact the power supply line **71**.
- (85) A pixel defining layer **220** may be disposed on the second interlayer insulating film **117** in the display area DA. The pixel defining layer **220** may include an opening that exposes the first electrode **210**. In some embodiments, the pixel defining layer **220** may extend on part of the second interlayer insulating film **117** to overlap the data line **171** located in the display area DA. The pixel defining layer **220** may include an organic material. For example, the pixel defining layer **220** may contain polyimide resin, photoresist, polyacrylic resin, polyamide resin, acrylic resin, or the like. (86) A light emitting layer **230** may be disposed on the first electrode **210**, which is exposed by the opening of the pixel defining layer **220**. The light emitting layer **230** may have a multilayer structure including an organic light emitting layer (EL), a hole injection layer (HIL), a hole transport layer (HTL), an electron transport layer (ETL), and an electron injection layer (EIL). In some embodiments, the organic light emitting layer of the light emitting layer 230 may include a light emitting material capable of generating light of different colors, such as red light, green light, and blue light, according to the pixel type of the display device 1. In other embodiments, the organic light emitting layer of the light emitting layer **230** may include a stack of a plurality of light emitting materials capable of generating light of different colors such as red light, green light and blue light. Consequently, white light may be emitted from the organic light emitting layer of the light emitting layer **230**.
- (87) A second electrode **250** may be disposed on the light emitting layer **230** and the pixel defining layer **220**. The second electrode **250** may be the cathode. The second electrode **250** may extend to the non-display area NDA and may contact the connection electrode **211**. Accordingly, the common voltage Vss (see FIG. **2**) provided to the power supply line **71** may be provided to the second electrode **250** through the connection electrode **211**. The second electrode **250** may be made of a metal, an alloy, a metal nitride, a conductive metal oxide, a transparent conductive material, or the

like.

- (88) The first electrode **210**, the light emitting layer **230** and the second electrode **250** form the OLED LD. The OLED LD and the pixel defining layer **220** may form a display structure DS.
- (89) As described above with reference to FIG. **1**, the dam DM may be located in the non-display area NDA of the display device **1**. The dam DM may prevent an organic film **330** of a thin-film encapsulation layer **300**, which will be described later, from spreading non-ideally to the edge of the display device **1**.
- (90) The dam DM may be located relatively further from the center than the power line **71**. In other words, a distance between the dam DM and the display area DA may be greater than a distance between the power supply line **71** and the display area DA. That is, the power supply line **71** may be positioned between the dam DM and the display area DA.
- (91) In some embodiments, the dam DM may include a first pattern **117***a* that is located on the first interlayer insulating film **115** and a second pattern **220***a* that is located on the first pattern **117***a*. In an example, the first pattern **117***a* may be made of the same material as the second interlayer insulating film **117**, and the second pattern **220***a* may be made of the same material as the pixel defining layer **220**.
- (92) In some embodiments, the dam DM may partially overlap the power supply line **71** and may be separated from the second interlayer insulating film **117** with the power supply line **71** interposed between them. The dam DM made of the same material as at least any one of the second interlayer insulating film **117** and the pixel defining layer **220** may have good bonding strength with metal. Therefore, if the dam DM is formed to contact the power supply line **71** made of a metal material, the dam DM can be stably formed to have excellent bonding strength. (93) The first crack detection line CD**1** may be located in the non-display area NDA of the display device **1**. The first crack detection line CD**1** may include the first line CD**1***a* and the second line
- device **1**. The first crack detection line CD**1** may include the first line CD**1***a* and the second line CD**1***b*. The first crack detection line CD**1** may be located relatively further from the center than the dam DM and the power supply line **71**. In other words, a distance between the first crack detection line CD**1** and the display area DA may be greater than the distance between the dam DM and the display area DA and the distance between the power supply line **71** and the display area DA. That is, the dam DM and the power supply line **71** may be located between the first crack detection line CD**1** and the display area DA.
- (94) The first crack detection line CD1 may be formed on the same layer and of the same material as the power supply line **71**, the data line **171**, the source electrodes **73** and **173** and the drain electrodes **75** and **175**.
- (95) The thin-film encapsulation layer **300** for sealing the display structure DS may be disposed on the display structure DS of the display area DA. The thin-film encapsulation layer **300** may also be disposed in part of the non-display area NDA.
- (96) The thin-film encapsulation layer **300** may include one or more organic films and one or more inorganic films. In some embodiments, the thin-film encapsulation layer **300** may include at least one sandwich structure in which at least one organic film is interposed between at least two inorganic films. The thin-film encapsulation layer **300** including a first inorganic film **310**, a second inorganic film **350** and the organic film **330** disposed between the first inorganic film **310** and the second inorganic film **350** will hereinafter be described as an example of the thin-film encapsulation layer **300**.
- (97) The first inorganic film **310** may be positioned on the second electrode **250** in the display area DA. In the non-display area NDA, the first inorganic film **310** may cover the connection electrode **211** and the dam DM. In some embodiments, the first inorganic film **310** may contact the first interlayer insulating film **115** on the outside of the dam DM. The first inorganic film **310** may prevent the display structure DS from deteriorating due to penetration of moisture, oxygen, and the like. The first inorganic film **310** may be made of silicon nitride, aluminum nitride, zirconium nitride, titanium nitride, hafnium nitride, tantalum nitride, silicon oxide, aluminum oxide, titanium

oxide, tin oxide, cerium oxide, silicon oxynitride (SiON), or the like.

- (98) The organic film **330** may be located on the first inorganic film **310**. The organic film **330** may improve the flatness of the display device **1** and protect the display structure DS in the display area DA. The organic film **330** may be made of a liquid organic material such as acrylic resin, methacrylic resin, polyisoprene, vinyl resin, epoxy resin, urethane resin, cellulose resin or perylene resin. This organic material may be provided on the base layer **110** through deposition, printing or coating and may be subjected to a curing process. When the organic material in a liquid state is cured in a state in which it is spread wider than an inorganic film, shrinkage occurs due to moisture permeation. In the current embodiment, the dam DM for preventing the spread of the liquid organic material is provided to control the non-ideal spread of the organic material.
- (99) As described above, the spread of the organic film **330** can be controlled by the dam DM. Accordingly, the area of the organic film **330** may be smaller than the area of the first inorganic film **310**. In some embodiments, the organic film **330** may be located inside the dam DM. In other words, in some embodiments, the organic film **330** may be located only in the display area DA and in a region of the non-display area NDA between the display area DA and the dam DM.
- (100) The second inorganic film **350** may be located on the organic film **330**. The second inorganic film **350** may have substantially the same or similar role as the first inorganic film **310** and may be made of substantially the same or similar material as the first inorganic film **310**. The second inorganic film **350** may completely cover the organic film **330**. The second inorganic film **350** may be located on the first inorganic film **310**, which covers the dam DM and contacts the first interlayer insulating film **115** on the outside of the dam DM. Accordingly, the first inorganic film **310** and the second inorganic film **350** may contact each other on an upper side of the dam DM or on the outside of the dam DM.
- (101) A first inorganic film pattern PT1 including a first lower inorganic film pattern **310***a* and a first upper inorganic film pattern **350***a* may be located on the first line CD1*a*. In addition, a second inorganic film pattern PT2 including a second lower inorganic film pattern **310***b* and a second upper inorganic film pattern **350***b* may be located on the second line CD1*b*. A third inorganic film pattern PT3 disposed on the first interlayer insulating film **115** may be located between the first line CD1*a* and the second line CD2*a*. The third inorganic film pattern PT3 may include a third lower inorganic film pattern **310***c* and a third upper inorganic film pattern **350***c*. The first inorganic film pattern PT1 and the second inorganic film pattern PT2 may be separated from the first inorganic film **310** and the second inorganic film **350** of the thin-film encapsulation layer **300**. In addition, the first inorganic film pattern PT1 and the second inorganic film pattern PT2 may be separated from the third inorganic film pattern PT3.
- (102) The first lower inorganic film pattern **310***a*, the second lower inorganic film pattern **310***b* and the third lower inorganic film pattern **310***c* may be made of the same material as the first inorganic film **310** of the thin-film encapsulation layer **300**. The first upper inorganic film pattern **350***a*, the second upper inorganic film pattern **350***b* and the third upper inorganic film pattern **350***c* may be made of the same material as the second inorganic film **350** of the thin-film encapsulation layer **300**.
- (103) A first inorganic material may be deposited on the first line CD1a and the second line CD1b when it is deposited to form the first inorganic film  $\mathbf{310}$  of the thin-film encapsulation layer  $\mathbf{300}$ . The first inorganic material may also be deposited in a space between the first line CD1a and the second line CD1b. Likewise, a second inorganic material may be deposited on the first line CD1a and the second line CD1b when it is deposited to form the second inorganic film  $\mathbf{350}$  of the thin-film encapsulation layer  $\mathbf{300}$ . The second inorganic material may also be deposited in a space between the first line CD1a and the second line CD1b.
- (104) As described above, the cross-sectional shape of the first line CD1a in the second direction x may have the smaller lower width than the tipper width, that is, may be inversely tapered. In some embodiments, the cross-sectional shape of the second line CD1b in the second direction x may also

be inverted tapered. Therefore, the first lower inorganic film pattern **310***a* and the second lower inorganic film pattern **310***b* formed by depositing the first inorganic material on the first line CD**1***a* and the second line CD**1***b* may be separated from the third lower inorganic film pattern **310***c* and the first inorganic film **310**. Similarly, the first upper inorganic film pattern **350***a* and the second upper inorganic film pattern **350***b* formed on the first lower inorganic film pattern **310***a* and the second lower inorganic film pattern **310***b* may be separated from the third upper inorganic film pattern **350***c* and the second inorganic film **350**.

- (105) When the cross-sectional shape of each of the first line CD1a and the second line CD1b is tapered, for example, has a wider lower surface than an upper surface, even if a crack occurs in the non-display area NDA, there is a high probability that the crack will not be transmitted to the first crack detection line CD1. For example, the first crack detection line CD1 is highly likely to be not damaged or damaged only slightly, and it is difficult for the first crack detection line CD1 to be broken.
- (106) On the other hand, according to the current embodiment, the cross-sectional shape of each of the first line CD1a and the second line CD1b is inversely tapered. Therefore, the first crack detection line CD1 can be more easily damaged or broken by a crack generated in the non-display area NDA. Accordingly, cracks in the display device 1 can be easily detected, thereby preventing defects of the display device 1 due to cracks.
- (107) In FIG. **4**, the cross-sectional shape of each of the first line CD**1***a* and the second line CD**1***b* has a flat inclined surface and is monotonously reduced in width toward the base layer **110** or the first interlayer insulating film **115**, but the inventive concept is not limited to this example. (108) FIG. **28** is a cross-sectional view of modified examples of the cross-sectional shape of the first line CD**1***a* of the first crack detection line CD**1** in the display device **1** according to the embodiment. As illustrated in (a) through (n) of FIG. **28**, the cross-sectional shape of the first line CD**1***a* may have a curved inclined surface or may be reduced in width in stages. Like the cross-sectional shape of the first line CD**1***a*, the cross-sectional shape of the second line CD**1***b* may also be variously modified.
- (109) Referring back to FIGS. **1** and **3** through **5**, in some embodiments, like the cross-sectional shape of the first crack detection line CD**1**, a cross-sectional shape of each of the first test pad TP**1** and the second test pad TP**2** located in the pad area PA of the non-display area NDA may be inversely tapered. The first test pad TP**1** and the second test pad TP**2** may be formed by the same process as that for the first crack detection line CD**1**. Therefore, when the first crack detection line CD**1** is formed to have an inversely tapered cross-sectional shape, each of the first test pad TP**1** and the second test pad TP**2** may also be formed to have an inversely tapered cross-sectional shape. (110) Although not illustrated in the drawings, like the cross-sectional shape of the first crack detection line CD**1**, a cross-sectional shape of at least any one of the fourth line CD**2***a* and the fifth line CD**2***b* of the second crack detection line CD**2** in the second direction x may be inversely tapered. In some embodiments, a cross-sectional shape of each of the third test pad TP**3** and the fourth test pad TP**4** may also be inversely tapered.
- (111) In addition, the cross-sectional shape of at least any one of the first pattern CDP**1***a* and the second pattern CDP**1***b* of the first crack detection pattern CDP**1** in the second direction x may be inversely tapered as described above. Thus, cracks occurring in the pad area PA can be more easily detected.
- (112) Although not illustrated in the drawings, like the cross-sectional shape of the first crack detection pattern CDP1, the cross-sectional shape of at least any one of the third pattern CDP2*a* and the fourth pattern CDP2*b* of the second crack detection pattern CDP2 in the second direction x may be inversely tapered.
- (113) In some embodiments, the thin-film encapsulation layer **300** may not be disposed in the pad area PA of the non-display area NDA. Accordingly, the thin-film encapsulation layer **300** may not be located on the first test pad TP**1** and the second test pad TP**2** located in the pad area PA.

- Therefore, the first test pad TP1 and the second test pad TP2 may not contact nor overlap the thin-film encapsulation layer 300. Likewise, the first and second crack detection patterns CDP1 and CDP2 may not contact the thin-film encapsulation layer 300. In addition, the fifth test pad TP11, the sixth test pad TP12, the seventh test pad TP21 and the eighth test pad TP22 may not contact nor overlap the thin-film encapsulation layer 300.
- (114) FIGS. **6** through **13** are cross-sectional views illustrating the process of manufacturing the portion of FIG. **4**.
- (115) Referring to FIGS. **4** and **6** through **13**, a buffer layer **111** is formed on a base layer **110** as illustrated in FIG. **6**. Then, semiconductor layers **35** and **135** are formed on the buffer layer **111**. The semiconductor layers **35** and **135** respectively include source portions **35**s and **135**s doped with a high concentration impurity, drain portions **35**d and **135**d, and channel portions **35**a and **135**a located between the source portions **35**s and **135**s and the drain portions **35**d and **135**d.
- (116) Next, a gate insulating layer **113** is formed on the semiconductor layers **35** and **135**, and gate electrodes **25** and **125** are formed on the gate insulating layer **113**. In the process of forming the gate electrodes **25** and **125**, gate lines (not shown) are also formed.
- (117) Next, a first interlayer insulating film **115** is formed on the gate electrodes **25** and **125**. (118) Referring to FIG. **7**, a first contact hole CH**1** that exposes the source portion **135**s of the semiconductor layer **135**, a second contact hole CH**2** that exposes the drain portion **135**d of the semiconductor layer **135**, a third contact hole CH**3** that exposes the source portion **35**s of the semiconductor layer **35** and a fourth contact hole CH**4** that exposes the drain portion **35**d of the semiconductor layer **35** are formed in the first interlayer insulating film **115** and the gate insulating layer **113**.
- (119) Referring to FIG. **8**, a data metal layer **170** is deposited on the first interlayer insulating film **115** and patterned to form source electrodes **73** and **173**, drain electrodes **75** and **175**, a data line **171**, a power supply line **71**, and a first crack detection line CD**1** including a first line CD**1***a* and a second line CD**1***b*. The source electrode **173** is connected to the semiconductor layer **135** via the first contact hole CH**1**, the drain electrode **175** is connected to the semiconductor layer **135** via the second contact hole CH**12**, the source electrode **73** is connected to the semiconductor layer **35** via the third contact hole CH**3**, and the drain electrode **75** is connected to the semiconductor layer **35** via the fourth contact hole CH**4**. As a result, a driving thin-film transistor Qd and a circuit thin-film transistor Ts are formed.
- (120) Although not illustrated in the drawings, if a second crack detection line CD2 (see FIG. 1) is further provided, it may be formed in the process of forming the first crack detection line CD1. (121) Next, referring to FIG. 9, a first photoresist pattern PR1 and a second photoresist pattern PR2 are formed. The first photoresist pattern PR1 is formed on the first crack detection line CD1 and exposes side surfaces of the first line CD1a and the second line CD1b of the first crack detection line CD1. The second photoresist pattern PR2 completely covers the power supply line 71, the circuit thin-film transistor Ts, the data line 171 and the driving thin-film transistor Qd. In particular, the second photoresist pattern PR2 covers the source electrodes 73 and 173, the drain electrodes 75 and 175, the data line 171 and the power supply line 71, such that their side surfaces are not exposed.
- (122) Referring to FIG. **10**, the side surfaces of the first line CD**1***a* and the side surfaces of the second line CD**1***b* are etched using the first photoresist pattern PR**1** as a mask. Accordingly, each of the first line CD**1***a* and the second line CD**1***b* has an inversely tapered cross-sectional shape. (123) Next, the first photoresist pattern PR**1** and the second photoresist pattern PR**2** are removed to form a second interlayer insulating film **117** and a first pattern **117***a* as illustrated in FIG. **11**. The second interlayer insulating film **117** may be formed on the driving thin-film transistor Qd and the circuit thin-film transistor Ts, and a fifth contact hole CH**5** exposing the drain electrode **175** of the driving thin-film transistor Qd may be formed in the second interlayer insulating film **117**. The second interlayer insulating film **117** and the first pattern **117***a* may be formed by coating a

- photosensitive organic material on the first interlayer insulating film **115** and exposing and developing the photosensitive organic material. The second interlayer insulating film **117** and the first pattern **117***a* may be separated from each other with the power supply line **71** interposed between them. A valley V may be formed between the second interlayer insulating film **117** and the first pattern **117***a* to partially expose the power supply line **71**.
- (124) Next, a conductive material is deposited on the second interlayer insulating film **117** and patterned to form a first electrode **210** and a connection electrode **211**. The first electrode **210** may be connected to the drain electrode **175** via the fifth contact hole CH**5**, and the connection electrode **211** may be connected to the power supply line **71** via the valley V.
- (125) In some embodiments, the process of covering the first crack detection line CD**1** with a photoresist pattern may be performed before the conductive material is deposited.
- (126) Referring to FIG. **12**, a pixel defining layer **220** and a second pattern **220***a* are formed. The pixel defining layer **220** may be formed on the second interlayer insulating film **117** and may include an opening OP that exposes part of the first electrode **210**. The second pattern **220***a* may be formed on the first pattern **117***a* to form a dam DM. In some embodiments, the pixel defining layer **220** and the second pattern **220***a* may be formed by coating a photosensitive organic material and exposing and developing the photosensitive organic material.
- (127) A light emitting layer **230** is formed on the first electrode **210** exposed through the opening OP, and a second electrode **250** is formed on the light emitting layer **230** and the pixel defining layer **220**. The second electrode **250** may be connected to the connection electrode **211** by partially extending to the connection electrode **211** as described above. The first electrode **210**, the light emitting layer **230** and the second electrode **250** may form an OLED LD, and the OLED LD and the pixel defining layer **220** may form a display structure DS.
- (128) Referring to FIG. **13**, a thin-film encapsulating layer **300** is formed to encapsulate the OLED LD or the display structure DS. In some embodiments, the thin-film encapsulation layer **300** may have a structure in which a first inorganic film **310**, an organic film **330**, and a second inorganic film **350** are sequentially stacked on the second electrode **250**. In the process of forming the thin-film encapsulation layer **300**, a first inorganic film pattern PT**1** may be formed on the first line CD**1***a*, a second inorganic film pattern PT**2** may be formed on the second line CD**1***b*, and a third inorganic film pattern PT**3** may be formed between the first line CD**1***a* and the second line CD**1***b*. Since the first inorganic film pattern PT**1**, the second inorganic film pattern PT**2** and the third inorganic film pattern PT**3** are identical to those described above with reference to FIG. **4**, they will not be described in detail.
- (129) Through the above process, the structure illustrated in FIG. **4** can be manufactured.
- (130) FIGS. **14** through **18** are cross-sectional views illustrating the process of manufacturing the portion of FIG. **5**.
- (131) Referring to FIGS. **5** and **14** through **18**, a buffer layer **111**, a gate insulating layer **113**, and a first interlayer insulating film **115** are sequentially formed on a base layer **110** in a pad area PA. The process of forming the buffer layer **111**, the gate insulating layer **113** and the first interlayer insulating film **115** can be performed at substantially the same time as the process illustrated in FIG. **6**.
- (132) Next, referring to FIG. **15**, a data metal layer **170** is deposited on the first interlayer insulating film **115** and patterned to form a first test pad TP**1**, a second test pad TP**2**, a first crack detection pattern CDP**1** including a first pattern CDP**1***a* and a second pattern CDP**1***b*, and a data line **171**. The process of forming the first test pad TP**1**, the second test pad TP**2**, the first crack detection pattern CDP**1** including the first pattern CDP**1***a* and the second pattern CDP**1***b*, and the data line **171** may be performed at substantially the same time as the process of forming the source electrodes **73** and **173** (see FIG. **8**), the drain electrodes **75** and **175** (see FIG. **8**), the first crack detection line CD**1** (see FIG. **8**) and the power supply line **71** (see FIG. **8**). Although not illustrated in the drawings, a fifth test pad TP**11** (see FIG. **1**) and a sixth test pad TP**12** may also be formed. In

- addition, although not illustrated in the drawings, if a second crack detection pattern CDP**2** (see FIG. **1**) is further provided, it may be formed in the process of forming the first crack detection pattern CDP**1**.
- (133) Next, referring to FIG. **16**, a third photoresist pattern PR**3**, a fourth photoresist pattern PR**4**, and a fifth photoresist pattern PR**5** are formed. The third photoresist pattern PR**3** may be formed on the first test pad TP**1** and the second test pad TP**2**, and side surfaces of the first test pad TP**1** and the second test pad TP**2** may be exposed without being covered by the third photoresist pattern PR**3**. The fourth photoresist pattern PR**4** may be formed on the first crack detection pattern CDP**1**, and side surfaces of the first pattern CDP**1***a* and the second pattern CDP**1***b* may be exposed without being covered by the fourth photoresist pattern PR**4**. The fifth photoresist pattern PR**5** may be formed on the data line **171** in the pad area PA to cover side surface of the data line **171**. (134) The third photoresist pattern PR**3**, the fourth photoresist pattern PR**4** and the fifth photoresist pattern PR**5** may be formed at the same time as the first photoresist pattern PR**1** (see FIG. **9**) and the second photoresist pattern PR**2** (see FIG. **9**).
- (135) Referring to **17**, the side surfaces of the first test pad TP**1**, the side surfaces of the second test pad TP**2**, the side surfaces of the first pattern CDP**1***a* and the side surfaces of the second pattern CDP**1***b* are etched using the third photoresist pattern PR**3** and the fourth photoresist pattern PR**4** as a mask. Accordingly, each of the first test pad TP**1**, the second test pad TP**2**, the first pattern CDP**1***a*, and the second pattern CDP**1***b* has an inversely tapered shape.
- (136) Next, the third photoresist pattern PR**3**, the fourth photoresist pattern PR**4**, and the fifth photoresist pattern PR**5** are removed.
- (137) In some embodiments, in the process of forming the thin-film encapsulation layer **300** described above with reference to FIG. **13**, a first inorganic film **310** and a second inorganic film **350** of a thin-film encapsulation layer **300** may also be formed in the pad area PA as illustrated in FIG. **18**, and an organic film **330** (see FIG. **13**) of the thin-film encapsulation layer **300** may be blocked by a dam DM (see FIG. **13**).
- (138) Accordingly, a fourth inorganic film pattern PT4 may be formed on the first test pad TP1, a fifth inorganic film pattern PT5 may be formed on the second test pad TP2, and a sixth inorganic film pattern PT**6** may be formed between the first test pad TP**1** and the second test pad TP**2**. In addition, a seventh inorganic film pattern PT7 may be formed on the first pattern CDP1a, an eighth inorganic film pattern PT8 may be formed on the second pattern CDP1b, and a ninth inorganic film pattern PT**9** may be formed between the first pattern CDP**1**a and the second pattern CDP**1**b. The inorganic film patterns PT4 through PT9 in the pad area PA may be simultaneously formed in the process of forming the thin-film encapsulation layer **300** (see FIG. **13**). The fourth through ninth inorganic film patterns PT**4** through PT**9** may respectively include lower inorganic film patterns **310***d* through **310***i* made of the same material as the first inorganic film **310** and upper inorganic film patterns **350***d* through **350***i* made of the same material as the second inorganic film **350**. (139) After the process of FIGS. **13** and **18**, the process of removing the first inorganic film **310**, the second inorganic film **350**, and the inorganic film patterns PT**4** through PT**9** located in the pad area PA may further be performed. The result is the structure illustrated in FIG. 5. The process of removing the first inorganic film **310**, the second inorganic film **350** and the inorganic film patterns PT**4** through PT**9** may be achieved by forming a photoresist pattern to expose the pad area PA and cover the non-display area NDA excluding the pad area PA and the display area DA and removing the first inorganic film **310**, the second inorganic film **350** and the inorganic film patterns PT**4** through PT**9** located in the pad area PA by using the photoresist pattern as a mask. (140) FIG. **19** is a schematic perspective view of the structure of the display device **1** of FIG. **1** in a
- case in which the display device **1** is bent. FIG. **20** is a cross-sectional view taken along the line X-X of FIG. **19**. FIG. **21** is a cross-sectional view taken along the line Y-Y' of FIG. **19**.
- (141) Referring to FIGS. **1** and **19** through **21**, the display device **1** according to the current embodiment may be at least partially curved or bent.

- (142) For example, of the non-display area NDA of the display device **1**, an area located on the left side of the display area DA in the drawings may be bent at a predetermined curvature in a downward direction (or a direction opposite to a z-direction) of the display device **1** to form a first bending area BA**1**. In addition, an area of the non-display area NDA that is located on the right side of the display area DA in the drawings may be bent at a predetermined curvature in the downward direction (or the direction opposite to the z-direction) of the display device **1** to form a second bending area BA**2**. Also, the pad area PA (see FIG. **1**) of the non-display area NDA may be bent at a predetermined curvature in the downward direction of the display device **1** to form a third bending area BA**3**.
- (143) The first crack detection line CD1 (see FIG. 1) described above may extend in the first bending area BA1 of the display device 1 along the first direction Y to detect cracks in the first bending area BA1. In addition, the second crack detection line CD2 (see FIG. 1) described above may extend in the second bending area BA2 of the display device 1 along the first direction y to detect cracks in the second bending area BA2. The first crack detection pattern CDP1 (see FIG. 1) and the second crack detection pattern CDP2 (see FIG. 1) may detect cracks in the third bending area BA3.
- (144) FIG. **22** is a schematic perspective view of the structure of a modified embodiment of the display device **1** illustrated in FIG. **19**. FIG. **23** is a cross-sectional view taken along the line Xa-Xa' of FIG. **24** is a cross-sectional view taken along the line Ya-Ya' of FIG. **22**.
- (145) Referring to FIGS. **22** through **24**, a display device **1***a* according to the current embodiment may be substantially the same as the display device **1** illustrated in FIGS. **19** through **21** except that part of a display area DA is included in each of a first bending area BA**1** and a second bending area BA**2**.
- (146) The first crack detection line CD1 (see FIG. 1) may extend in a non-display area NDA of the first bending area BA1 of the display device 1*a* along the first direction y to detect cracks in the first bending area BA1. In addition, the second crack detection line CD2 (see FIG. 1) may extend in the non-display area NDA of the second bending area BA2 of the display device 1*a* along the first direction y to detect cracks in the second bending area BA2. The first crack detection pattern CDP1 (see FIG. 1) and the second crack detection pattern CDP2 (see FIG. 1) may detect cracks in the third bending area BA3.
- (147) In FIGS. **22** through **24**, part of the display area DA is included in each of the first bending area BA**1** and the second bending area BA**2**. However, this is merely an example. That is, in some embodiments, part of the display area DA may be included in the first bending area BA**1** but may not be included in the second bending area BA**2**.
- (148) FIG. **25** is a schematic perspective view of the structure of a modified embodiment of the display device **1** illustrated in FIG. **19**. FIG. **26** is a cross-sectional view taken along the line Xb-Xb' of FIG. **25**. FIG. **27** is a cross-sectional view taken along the line Yb-Yb' of FIG. **25**.
- (149) FIGS. **25** through **27**, a display device **1***b* according to the current embodiment may be substantially the same as the display device **1** illustrated in FIGS. **19** through **21** except that part of a display area DA is included in each of a first bending area BA**1**, a second bending area BA**2** and a third bending area BA**3**.
- (150) Referring to FIGS. **25** through **27**, part of the display area DA is included in each of the first bending area BA**1**, the second bending area BA**2** and the third bending area BA**3**. However, this is merely an example. That is, in some embodiments, part of the display area DA may be included in the third bending area BA**3** but may not be included in the first bending area BA**1** and the second bending area BA**2**. Alternatively, part of the display area DA may be included in the third bending area BA**3** and any one of the first bending area BA**1** and the second bending area BA**2**.
- (151) The first crack detection line CD1 (see FIG. 1) may detect cracks in the first bending area BA1 of the display device 1*b*, and the second crack detection line CD2 (see FIG. 1) may detect cracks in the second bending area BA2 of the display device 1*b*. In addition, the first crack

- detection pattern CDP1 (see FIG. 1) and the second crack detection pattern CDP2 (see FIG. 1) may detect cracks in the third bending area BA3.
- (152) According to an embodiment, cracks in a display device can be easily detected. Therefore, defects of the display device due to cracks can be prevented.
- (153) However, the effects of the inventive concept are not restricted to the one set forth herein. The above and other effects of the inventive concept will become more apparent to one of daily skill in the art to which the inventive concept pertains by referencing the claims.

## **Claims**

- 1. A display device comprising: a substrate including a display area and a non-display area; a first metal pattern located on the substrate in the non-display area; a display element layer disposed on the substrate and including a plurality of display elements in the display area; and a dam disposed between the display area and the first metal pattern, wherein the first metal pattern has a triple layer structure comprising a first layer, a second layer and a third layer, wherein the first layer, the second layer and the third layer are sequentially stacked, wherein the first layer and the third layer are formed of Ti, wherein the second layer is formed of Al, wherein an end portion of the third layer is protruded outwardly more than a portion of an end portion of the second layer in a crosssectional view, and wherein a width of the first metal pattern is in a range of 5 μm to 10 μm. 2. The display device of claim 1, wherein the display element layer comprises: a thin-film transistor located on the substrate in the display area, the thin-film transistor including a semiconductor layer, a gate electrode, a source electrode and a drain electrode; an insulating layer located on the thinfilm transistor; a pixel defining layer located on the insulating layer and comprising an opening; a first electrode located on the insulating layer, electrically connected to the thin-film transistor and at least partially exposed through the opening; a light emitting layer located on the first electrode; and a second electrode located on the light emitting layer, wherein the first metal pattern is made of the same material as the source electrode or the drain electrode of the thin-film transistor.
- 3. The display device of claim 1, further comprising a second metal pattern adjacent to the first metal pattern on the substrate in the non-display area.
- 4. The display device of claim 3, wherein a distance between the first metal pattern and the second metal pattern is in a range of 15  $\mu$ m to 20  $\mu$ m.
- 5. The display device of claim 3, wherein a distance between the first metal pattern and the second metal pattern is greater than the width of the first metal pattern.
- 6. The display device of claim 5, wherein a distance between the first metal pattern and the second metal pattern is in a range of 15  $\mu$ m to 20  $\mu$ m.
- 7. The display device of claim 3, wherein the display element layer comprises: a thin-film transistor located on the substrate in the display area, the thin-film transistor including a semiconductor layer, a gate electrode, a source electrode and a drain electrode; an insulating layer located on the thin-film transistor; a pixel defining layer located on the insulating layer and comprising an opening; a first electrode located on the insulating layer, electrically connected to the thin-film transistor and at least partially exposed through the opening; a light emitting layer located on the first electrode; and a second electrode located on the light emitting layer, wherein the first metal pattern and the second metal pattern are made of the same material as the source electrode or the drain electrode of the thin-film transistor.
- 8. A display device comprising: a substrate including a display area and a non-display area; a metal pattern on the substrate in the non-display area; a dam disposed between the display area and the metal pattern; and a layer including a first portion, a second portion and a third portion on the substrate; wherein the metal pattern has a triple metal layer structure comprising a first metal layer, a second metal layer and a third metal layer, wherein the first metal layer, the second metal layer and the third metal layer are sequentially stacked, wherein the first metal layer and the third metal

layer are formed of Ti, wherein the second metal layer is formed of Al, wherein an end portion of the third metal layer is protruded outwardly more than a portion of an end portion of the second metal layer in a cross-sectional view, wherein the second portion of the layer is disconnected from the first portion of the layer by the third metal layer, wherein the second portion of the layer is disconnected from the third portion of the layer by the third metal layer, wherein the second portion of the layer is on the third metal layer, and wherein a width of the metal pattern is in a range of 5  $\mu$ m to 10  $\mu$ m.

- 9. The display device of claim 8, further comprising a display element layer which comprises: a thin-film transistor located on the substrate in the display area, the thin-film transistor including a semiconductor layer, a gate electrode, a source electrode and a drain electrode; an insulating layer located on the thin-film transistor; a pixel defining layer located on the insulating layer and comprising an opening; a first electrode located on the insulating layer, electrically connected to the thin-film transistor and at least partially exposed through the opening; a light emitting layer located on the first electrode; and a second electrode located on the light emitting layer, wherein the metal pattern is made of a same material as the source electrode or the drain electrode of the thin-film transistor.
- 10. The display device of claim 8, wherein the layer is disposed in the display area and in the non-display area.
- 11. The display device of claim 8, wherein the layer is disposed in the non-display area.