

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication

20250261421

Kind Code

A1

Publication Date

August 14, 2025

Inventor(s)

KANEKO; Ryoma et al.

WAFER AND SEMICONDUCTOR DEVICE

Abstract

According to one embodiment, a wafer includes a base, a first layer including $\text{Al.sub.z1Ga.sub.1-z1N}$ ($0 < z1 < 1$), a second layer including $\text{Al.sub.z2Ga.sub.1-z2N}$ ($0 < z2 < z1$), a third layer including $\text{Al.sub.z3Ga.sub.1-z3N}$ ($0 < z3 < z2$), and a fourth layer. The first layer is between the base and the fourth layer in a first direction. The second layer is between the first layer and the fourth layer in the first direction. The third layer is between the second layer and the fourth layer in the first direction. The fourth layer includes a plurality of first films including $\text{Al.sub.y1Ga.sub.1-y1N}$ ($0 < y1 \leq 1$), and a plurality of second films including $\text{Al.sub.y2Ga.sub.1-y2N}$ ($0 \leq y2 < 1$, $y2 < y1$).

Inventors: KANEKO; Ryoma (Ota, JP), TAKEDA; Seiya (Yokohama, JP), NUNOUE; Shinya (Ichikawa, JP), HIKOSAKA; Toshiki (Kawasaki, JP)

Applicant: KABUSHIKI KAISHA TOSHIBA (Tokyo, JP)

Family ID: 96660461

Assignee: KABUSHIKI KAISHA TOSHIBA (Tokyo, JP)

Appl. No.: 19/017073

Filed: January 10, 2025

Foreign Application Priority Data

JP	2024-018935	Feb. 09, 2024
----	-------------	---------------

Publication Classification

Int. Cl.: H10D62/854 (20250101); H10D30/47 (20250101); H10D62/852 (20250101)

U.S. Cl.:

CPC H10D62/854 (20250101); H10D30/476 (20250101); H10D62/852 (20250101);

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2024-018935, filed on Feb. 9, 2024; the entire contents of which are incorporated herein by reference.

FIELD

[0002] Embodiments described herein relate generally to a wafer and a semiconductor device.

BACKGROUND

[0003] For example, improvements in characteristics are desired in semiconductor devices based on wafers including nitrides.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] FIG. 1 is a schematic cross-sectional view illustrating a wafer according to a first embodiment;

[0005] FIGS. 2A and 2B are schematic diagrams illustrating the wafer according to the first embodiment;

[0006] FIG. 3 is a graph illustrating the characteristics of the wafer;

[0007] FIG. 4 is a graph illustrating the characteristics of the wafer;

[0008] FIG. 5 is a graph illustrating the characteristics of the wafer;

[0009] FIG. 6 is a schematic cross-sectional view illustrating a semiconductor device according to a second embodiment; and

[0010] FIG. 7 is a schematic cross-sectional view illustrating a semiconductor device according to the second embodiment.

DETAILED DESCRIPTION

[0011] According to one embodiment, a wafer includes a base, a first layer including $\text{Al}_{\text{sub}.z1}\text{Ga}_{\text{sub}.1-z1}\text{N}$ ($0 < z1 < 1$), a second layer including $\text{Al}_{\text{sub}.z2}\text{Ga}_{\text{sub}.1-z2}\text{N}$ ($0 < z2 < z1$), a third layer including $\text{Al}_{\text{sub}.z3}\text{Ga}_{\text{sub}.1-z3}\text{N}$ ($0 < z3 < z2$), and a fourth layer. The first layer is between the base and the fourth layer in a first direction. The second layer is between the first layer and the fourth layer in the first direction. The third layer is between the second layer and the fourth layer in the first direction. The fourth layer includes a plurality of first films including $\text{Al}_{\text{sub}.y1}\text{Ga}_{\text{sub}.1-y1}\text{N}$ ($0 < y1 \leq 1$), and a plurality of second films including $\text{Al}_{\text{sub}.y2}\text{Ga}_{\text{sub}.1-y2}\text{N}$ ($0 \leq y2 < 1$, $y2 < y1$). One of the plurality of first films is provided between one of the plurality of second films and another one of the plurality of second films in the first direction. The one of the plurality of second films is provided between the one of the plurality of first films and another one of the plurality of first films in the first direction. A second carbon concentration in the second layer is higher than a first carbon concentration in the first layer. A third carbon concentration in the third layer is lower than the second carbon concentration. A fourth carbon concentration in the fourth layer is lower than the second carbon concentration.

[0012] Various embodiments are described below with reference to the accompanying drawings.

[0013] The drawings are schematic and conceptual; and the relationships between the thickness and width of portions, the proportions of sizes among portions, etc., are not necessarily the same as the actual values. The dimensions and proportions may be illustrated differently among drawings, even for identical portions.

[0014] In the specification and drawings, components similar to those described previously or illustrated in an antecedent drawing are marked with like reference numerals, and a detailed

description is omitted as appropriate.

First Embodiment

[0015] FIG. 1 is a schematic cross-sectional view illustrating a wafer according to a first embodiment.

[0016] FIGS. 2A and 2B are schematic diagrams illustrating the wafer according to the first embodiment.

[0017] As shown in FIG. 1, a wafer **210** according to the embodiment includes a base **60**, a first layer **61**, a second layer **62**, a third layer **63**, and a fourth layer **64**.

[0018] The first layer **61** includes $\text{Al.sub.z1Ga.sub.1-z1N}$ ($0 < z1 < 1$). The second layer **62** includes $\text{Al.sub.z2Ga.sub.1-z2N}$ ($0 < z2 < z1$). The third layer **63** includes $\text{Al.sub.z3Ga.sub.1-z3N}$ ($0 < z3 < z2$).

[0019] The first layer **61** is between the base **60** and the fourth layer **64** in a first direction **D1**.

[0020] The first direction **D1** is defined as a Z-axis direction. One direction perpendicular to the Z-axis direction is defined as an X-axis direction. A direction perpendicular to the Z-axis direction and the X-axis direction is defined as a Y-axis direction. The base **60**, the first layer **61**, the second layer **62**, the third layer **63**, and the fourth layer **64** are layered along the X-Y plane.

[0021] The second layer **62** is between the first layer **61** and the fourth layer **64** in the first direction **D1**. The third layer **63** is between the second layer **62** and the fourth layer **64** in the first direction **D1**.

[0022] The fourth layer **64** includes a plurality of first films **64a** and a plurality of second films **64b**. The plurality of first films **64a** include $\text{Al.sub.y1Ga.sub.1-y1N}$ ($0 < y1 \leq 1$). The plurality of second films **64b** include $\text{Al.sub.y2Ga.sub.1-y2N}$ ($0 \leq y2 < 1$, $y2 < y1$).

[0023] One of the plurality of first films **64a** is provided between one of the plurality of second films **64b** and another one of the plurality of second films **64b** in the first direction **D1**. One of the plurality of second films **64b** is provided between one of the plurality of first films **64a** and another one of the plurality of first films **64a** in the first direction **D1**. For example, the first film **64a** and the second film **64b** may be arranged alternately.

[0024] The plurality of first films **64a** include $\text{Al.sub.y1Ga.sub.1-y1N}$ ($0 < y1 \leq 1$). The plurality of second films **64b** include $\text{Al.sub.y2Ga.sub.1-y2N}$ ($0 \leq y2 < 1$, $y2 < y1$). For example, the plurality of first films **64a** may be AlGaN layers or AlN layers. For example, the plurality of second films **64b** may be AlGaN layers or GaN layers. The fourth layer **64** is, for example, a superlattice layer.

[0025] For example, the second layer **62** is formed on the first layer **61**. The third layer **63** is formed on the second layer **62**. The fourth layer **64** is formed on the third layer **63**. The first layer **61**, the second layer **62**, the third layer **63**, and the fourth layer **64** include, for example, crystals.

[0026] For example, the third layer **63** may be in contact with the second layer **62** and the fourth layer **64**.

[0027] FIGS. 2A and 2B illustrate the carbon concentration profile in the wafer **210**. The horizontal axis in FIGS. 2A and 2B is the position pZ in the Z-axis direction. The vertical axis in FIG. 2A is the carbon concentration CC . The vertical axis in FIG. 2B is the Al composition ratio $C(\text{Al})$.

[0028] As shown in FIG. 2A, a second carbon concentration $C2$ in the second layer **62** is higher than a first carbon concentration $C1$ in the first layer **61**. A third carbon concentration $C3$ in the third layer **63** is lower than the second carbon concentration $C2$. A fourth carbon concentration $C4$ in the fourth layer **64** is lower than the second carbon concentration $C2$.

[0029] In the embodiment, the first carbon concentration $C1$ in the first layer **61** is low. As a result, high flatness can be obtained in the first layer **61**. For example, high crystal quality can be obtained in layers formed on the first layer **61**.

[0030] In the embodiment, the second carbon concentration $C2$ in the second layer **62** is high. As a result, a high breakdown voltage can be obtained, for example, in a semiconductor device based on the wafer **210**.

[0031] In the embodiment, the fourth carbon concentration $C4$ in the fourth layer **64** is lower than the second carbon concentration $C2$. As a result, leakage current in a semiconductor device based

on the wafer **210** is suppressed, for example.

[0032] In the embodiment, the third carbon concentration **C3** in the third layer **63** is lower than the second carbon concentration **C2**. As a result, current collapse, for example, in a semiconductor device based on the wafer **210** is suppressed. For example, leakage current is suppressed.

[0033] According to the embodiment, a wafer with improved characteristics can be provided. According to the embodiment, a wafer for a semiconductor device whose characteristics can be improved can be provided.

[0034] In the embodiment, the third carbon concentration **C3** may be lower than the fourth carbon concentration **C4**. As a result, current collapse is suppressed, for example. For example, stable operation can be easily obtained. Fluctuations in on-resistance can be suppressed.

[0035] For example, the fourth carbon concentration **C4** may be higher than the first carbon concentration **C1**. For example, the third carbon concentration **C3** may be higher than the first carbon concentration **C1**. Higher crystal quality can be obtained by lowering the first carbon concentration **C1**. For example, high flatness can be easily obtained.

[0036] For example, the second carbon concentration **C2** may be not less than 10 times and not more than 500 times the first carbon concentration **C1**. For example, the second carbon concentration **C2** may be not less than two times and not more than 10 times the fourth carbon concentration **C4**. For example, the second carbon concentration **C2** may be not less than two times and not more than 15 times the third carbon concentration **C3**.

[0037] In the embodiment, the composition ratio **z1** may be, for example, not less than 0.6 and less than 0.9. The composition ratio **z2** may be, for example, not less than 0.3 and not more than 0.6. The composition ratio **z3** may be, for example, not less than 0.1 and not more than 0.3. The composition ratio **y1** may be, for example, not less than 0.8 and not more than 1. The composition ratio **y2** may be, for example, not less than 0 and not more than 0.4.

[0038] As shown in FIG. **1**, the first layer **61** has a first thickness **t1** in the first direction **D1**. The second layer **62** has a second thickness **t2** in the first direction **D1**. The third layer **63** has a third thickness **t3** in the first direction **D1**. The fourth layer **64** has a fourth thickness **t4** in the first direction **D1**. In the embodiment, the fourth thickness **t4** is preferably smaller than the sum of the first thickness **t1**, the second thickness **t2**, and the third thickness **t3**. Since the fourth thickness **t4** of the fourth layer **64** including the plurality of first films **64a** and the plurality of second films **64b** is small, high efficiency in manufacturing can be obtained. For example, manufacturing in a short time becomes easy.

[0039] In the embodiment, the fourth thickness **t4** may be smaller than the sum of the second thickness **t2** and the third thickness **t3**. Manufacturing with higher efficiency becomes easier.

[0040] As already explained, for example, the third layer **63** may be in contact with the second layer **62** and the fourth layer **64**. In this example, the second layer **62** is in contact with the first layer **61**. In the embodiment, the Al composition ratio in the first layer **61** may decrease in the direction from the base **60** to the second layer **62**.

[0041] As shown in FIG. **1**, the wafer **210** may further include a fifth layer **65**. The fifth layer **65** is provided between the base **60** and the first layer **61** in the first direction **D1**. For example, the fifth layer **65** is in contact with the base **60** and the first layer **61**. For example, the fifth layer **65** is formed on the base **60**. For example, the first layer **61** is formed on the fifth layer **65**.

[0042] The fifth layer **65** includes $\text{Al.sub.z5Ga.sub.1-z5N}$ ($z3 < z5 \leq 1$). The composition ratio **z5** is, for example, not less than 0.9 and not more than 1. The composition ratio **z5** may be 1. The fifth layer **65** may be, for example, an AlN layer. For example, a fifth carbon concentration **C5** in the fifth layer **65** is lower than the second carbon concentration **C2**. The fifth carbon concentration **C5** may be substantially the same as the first carbon concentration **C1**.

[0043] For example, the base **60** may be a silicon substrate. The base **60** may include GaN, SiC, or the like. When the base **60** includes silicon, melt-back etching is suppressed by the fifth layer **65**, for example.

[0044] In the embodiment, a concentration of Fe in the fifth layer **65** may be less than 1×10^{17} cm.sup.-3. The concentration of Fe in the first layer **61**, second layer **62**, third layer **63**, and fourth layer **64** may be less than 1×10^{17} cm.sup.-3. These layers may substantially not include Fe. For example, it is easy to obtain high crystal quality. For example, high carrier mobility can be easily obtained.

[0045] In the embodiment, the first thickness t1 may be, for example, not less than 500 nm and less than 1200 nm. The second thickness t2 may be not less than 500 nm and less than 1200 nm. The third thickness t3 may be not less than 500 nm and less than 1200 nm. Alternatively, the first thickness t1 may be not less than 300 nm and less than 800 nm. The second thickness t2 may be not less than 300 nm and less than 800 nm. The third thickness t3 may be not less than 300 nm and less than 800 nm. The fourth thickness t4 may be not less than 300 nm and less than 800 nm. The fifth thickness t5 may be, for example, not less than 100 nm and not more than 400 nm.

[0046] In the embodiment, a thickness ta3 of one of the plurality of first films **64a** along the first direction D1 is, for example, not less than 3 nm and not more than 10 nm. A thickness tb3 of one of the plurality of second films **64b** along the first direction D1 is, for example, not less than 15 nm and not more than 35 nm. The number of the plurality of first films **64a** may be, for example, not less than 17 and not more than 40.

[0047] As shown in FIG. 1, the wafer **210** may further include a semiconductor member **10M**. The fourth layer **64** is provided between the third layer **63** and the semiconductor member **10M** in the first direction D1. For example, the third layer **63** is formed on the second layer **62**. The fourth layer **64** is provided on the third layer **63**. The semiconductor member **10M** is formed on the fourth layer **64**.

[0048] The semiconductor member **10M** includes, for example, Ga and nitrogen. The semiconductor member **10M** includes crystals. The semiconductor member **10M** includes, for example, GaN. The semiconductor member **10M** may function as a functional layer of a semiconductor device.

[0049] For example, the first carbon concentration C1 is preferably not less than 1×10^{17} cm.sup.-3 and less than 2×10^{18} cm.sup.-3. For example, the second carbon concentration C2 is preferably not less than 2×10^{19} cm.sup.-3 and not more than 2×10^{20} cm.sup.-3. For example, the third carbon concentration is preferably not less than 1×10^{18} cm.sup.-3 and less than 7×10^{18} cm.sup.-3. For example, the fourth carbon concentration is preferably not less than 5×10^{18} cm.sup.-3 and less than 2×10^{19} cm.sup.-3.

[0050] As shown in FIG. 2B, in the structure including the fifth layer **65**, the first layer **61**, the second layer **62**, and the third layer **63**, the Al composition ratio C (Al) varies from the base **60** to the fourth layer **64**.

[0051] Examples of the characteristics of the wafer **210** will be described below.

[0052] FIG. 3 is a graph illustrating the characteristics of the wafer.

[0053] The horizontal axis in FIG. 3 is the first carbon concentration C1 in the first layer **61**. The vertical axis is a number Np1 of pits per unit area on a surface of the wafer **210**. As can be seen from FIG. 3, when the first carbon concentration C1 is low, the number Np1 of pits is small. As shown in FIG. 3, when the first carbon concentration C1 is 3×10^{18} cm.sup.-3 or less, the number Np1 of pits decreases rapidly. When the first carbon concentration C1 is 1.5×10^{18} cm.sup.-3 or less, the number Np1 of pits further decreases. In the embodiment, for example, it is preferably not less than 1×10^{17} cm.sup.-3 and not more than 1.5×10^{18} cm.sup.-3. Pits can be suppressed. For example, high flatness can be obtained. In the embodiment, it may be not less than 1×10^{17} cm.sup.-3 and less than 2×10^{18} cm.sup.-3.

[0054] FIG. 4 is a graph illustrating the characteristics of the wafer.

[0055] The horizontal axis in FIG. 4 is the second carbon concentration C2 in the second layer **62**. The vertical axis is the pinch-off voltage V1. The pinch-off voltage V1 is a voltage at which the drain current rapidly decreases in a semiconductor device based on the wafer **210**. The pinch-off

voltage **V1** corresponds to, for example, the pinch-off voltage of the two-dimensional electron gas. [0056] As can be seen from FIG. 4, a pinch-off voltage **V1** being high is obtained when the second carbon concentration **C2** is in the range of not less than $3 \times 10^{19} \text{ cm}^{-3}$ and not more than $1.2 \times 10^{20} \text{ cm}^{-3}$. Considering the error, it is preferable that the second carbon concentration **C2** is not less than $2 \times 10^{19} \text{ cm}^{-3}$ and not more than $2 \times 10^{20} \text{ cm}^{-3}$. For example, high breakdown voltage can be obtained. Stable operation can be obtained.

[0057] FIG. 5 is a graph illustrating the characteristics of the wafer.

[0058] The horizontal axis in FIG. 5 is the fourth carbon concentration **C4** in the fourth layer **64**. The vertical axis is leakage current density **J1**. The leakage current density **J1** is the density of current flowing between the electrode provided on the semiconductor member **10M** and the base **60**. As can be seen from FIG. 5, the leakage current density **J1** being low is obtained when the fourth carbon concentration **C4** is in the range not less than $5 \times 10^{18} \text{ cm}^{-3}$ and not more than $1.6 \times 10^{19} \text{ cm}^{-3}$. In the embodiment, the fourth carbon concentration **C4** is preferably $5 \times 10^{18} \text{ cm}^{-3}$ or more. In the embodiment, the fourth carbon concentration **C4** may be not less than $5 \times 10^{18} \text{ cm}^{-3}$ and less than $2 \times 10^{19} \text{ cm}^{-3}$. In the embodiment, the fourth carbon concentration **C4** may be not less than $5 \times 10^{18} \text{ cm}^{-3}$ and not more than $1.6 \times 10^{19} \text{ cm}^{-3}$.

Second Embodiment

[0059] The second embodiment relates to a semiconductor device. The semiconductor device includes the wafer **210** described in connection with the first embodiment and modifications thereof.

[0060] FIG. 6 is a schematic cross-sectional view illustrating a semiconductor device according to the second embodiment.

[0061] As shown in FIG. 6, a semiconductor device **110** according to the embodiment includes the wafer **210** according to the first embodiment, the semiconductor member **10M**, the first electrode **51**, the second electrode **52**, and the third electrode **53**.

[0062] The semiconductor member **10M** includes, for example, a first semiconductor layer **10** and a second semiconductor layer **20**. The first semiconductor layer **10** includes $\text{Al}_{x1}\text{Ga}_{1-x1}\text{N}$ ($0 < x1 < 1$). The second semiconductor layer **20** includes $\text{Al}_{x2}\text{Ga}_{1-x2}\text{N}$ ($0 < x2 \leq 1$, $x1 < x2$). The composition ratio $x1$ may be, for example, not less than 0 and not more than 0.15. The first semiconductor layer **10** is, for example, a GaN layer. The composition ratio $x2$ may be, for example, more than 0.15 and not more than 0.3.

[0063] The second semiconductor layer **20** is, for example, an AlGa_{0.15}N layer.

[0064] The first semiconductor layer **10** is provided between the fourth layer **64** and the second semiconductor layer **20**.

[0065] A second direction **D2** from the first electrode **51** to the second electrode **52** crosses the first direction **D1**. The second direction **D2** is, for example, the X-axis direction. A position of the third electrode **53** in the second direction **D2** is between a position of the first electrode **51** in the second direction **D2** and a position of the second electrode **52** in the second direction **D2**.

[0066] The second semiconductor layer **20** includes a first semiconductor portion **21** and a second semiconductor portion **22**. A direction from the first semiconductor portion **21** to the second semiconductor portion **22** is along the second direction **D2**. The first electrode **51** is electrically connected to the first semiconductor portion **21**. The second electrode **52** is electrically connected to the second semiconductor portion **22**.

[0067] Current flowing between the first electrode **51** and the second electrode **52** is controlled by a potential of the third electrode **53**. The potential of the third electrode **53** may be, for example, a potential based on a potential of the first electrode **51**. The first electrode **51** functions, for example, as a source electrode. The second electrode **52** functions as a drain electrode. The third electrode **53** functions as a gate electrode. The semiconductor device **110** is, for example, a transistor.

[0068] The first semiconductor layer **10** includes a region facing the second semiconductor layer

20. A carrier region is formed in this region. The carrier region is, for example, a two-dimensional electron gas. The semiconductor device **110** is, for example, a HEMT (High Electron Mobility Transistor).

[0069] In the semiconductor device **110** according to the embodiment, for example, a high breakdown voltage can be obtained. For example, low leakage current can be obtained. For example, by the high crystallinity, low on-resistance is obtained. For example, it is easy to obtain a large on-current. According to the embodiment, a semiconductor device with improved characteristics can be provided.

[0070] As shown in FIG. **6**, in this example, at least a part of the third electrode **53** is provided between the first semiconductor portion **21** and the second semiconductor portion **22** in the second direction **D2**. The third electrode **53** is, for example, a recessed gate electrode. For example, a high threshold voltage can be obtained. For example, normally-off operation is obtained.

[0071] For example, the first semiconductor layer **10** includes a first partial region **10a**, a second partial region **10b**, a third partial region **10c**, a fourth partial region **10d**, and a fifth partial region **10e**. A direction from the first partial region **10a** to the first electrode **51** is along the first direction **D1**. A direction from the second partial region **10b** to the second electrode **52** is along the first direction **D1**. A direction from the third partial region **10c** to the third electrode **53** is along the first direction **D1**.

[0072] A position of the fourth partial region **10d** in the second direction **D2** is between a position of the first partial region **10a** in the second direction **D2** and a position of the third partial region **10c** in the second direction **D2**. A position of the fifth partial region **10e** in the second direction **D2** is between the position of the third partial region **10c** in the second direction **D2** and a position of the second partial region **10b** in the second direction **D2**.

[0073] A direction from the fourth partial region **10d** to the first semiconductor portion **21** is along the first direction **D1**. A direction from the fifth partial region **10e** to the second semiconductor portion **22** is along the first direction **D1**. In this example, a part of the third electrode **53** is between the fourth partial region **10d** and the fifth partial region **10e** in the second direction **D2**. A high threshold voltage can be obtained. For example, normally-off operation can be stably obtained.

[0074] As shown in FIG. **6**, the semiconductor device **110** may further include a first insulating member **41**. The first insulating member **41** includes a first insulating portion **41p**. The first insulating portion **41p** is provided between the third electrode **53** and the semiconductor member **10M**. The first insulating portion **41p** functions, for example, as a gate insulating film.

[0075] As shown in FIG. **6**, the semiconductor member **10M** may further include an intermediate layer **15**. The intermediate layer **15** is provided between the fourth layer **64** and the first semiconductor layer **10**. The intermediate layer **15** includes, for example, $\text{Al}_{x1}\text{sub.x3Ga}_{x2}\text{sub.1-x3N}$ ($0 \leq x1 < 1$, $x3 < x2$). The composition ratio $x3$ may be, for example, not less than 0 and not more than 0.25. The intermediate layer **15** is, for example, a GaN layer.

[0076] For example, the concentration of carbon in the intermediate layer **15** is higher than the concentration of carbon in the first semiconductor layer **10**. Alternatively, the intermediate layer **15** includes carbon and the first semiconductor layer **10** does not include carbon. By the intermediate layer **15** including carbon, it becomes easy to obtain high carrier mobility, for example.

[0077] FIG. **7** is a schematic cross-sectional view illustrating a semiconductor device according to the second embodiment.

[0078] As shown in FIG. **7**, a semiconductor device **111** according to the embodiment includes the wafer **210** according to the first embodiment, the semiconductor member **10M**, the first electrode **51**, the second electrode **52**, and the third electrode **53**. In the semiconductor device **111**, the third electrode **53** does not overlap the second semiconductor layer **20** in the second direction **D2**. The configuration of the semiconductor device **111** other than this may be the same as the configuration of the semiconductor device **110**.

[0079] In the semiconductor device **111**, for example, normally-on operation can be obtained. In

the semiconductor device **111**, the first insulating member **41** may be omitted. The semiconductor device **111** may be used as a high frequency switching element, for example.

[0080] In the embodiment, information regarding the shape of the nitride region, etc. can be obtained, for example, by electron microscopic observation. Information regarding the composition and element concentration in the nitride region can be obtained by, for example, EDX (Energy Dispersive X-ray Spectroscopy) or SIMS (Secondary Ion Mass Spectrometry). Information regarding the composition in the nitride region may be obtained, for example, by reciprocal space mapping.

[0081] The embodiments may include the following technical proposals:

(Technical Proposal 1)

[0082] A wafer, comprising: [0083] a base; [0084] a first layer including $\text{Al.sub.z1Ga.sub.1-z1N}$ ($0 < z1 < 1$); [0085] a second layer including $\text{Al.sub.z2Ga.sub.1-z2N}$ ($0 < z2 < z1$); [0086] a third layer including $\text{Al.sub.z3Ga.sub.1-z3N}$ ($0 < z3 < z2$); and [0087] a fourth layer, [0088] the first layer being between the base and the fourth layer in a first direction, [0089] the second layer being between the first layer and the fourth layer in the first direction, [0090] the third layer being between the second layer and the fourth layer in the first direction, [0091] the fourth layer including [0092] a plurality of first films including $\text{Al.sub.y1Ga.sub.1-y1N}$ ($0 < y1 \leq 1$), and [0093] a plurality of second films including $\text{Al.sub.y2Ga.sub.1-y2N}$ ($0 \leq y2 < 1$, $y2 < y1$), [0094] one of the plurality of first films being provided between one of the plurality of second films and another one of the plurality of second films in the first direction, [0095] the one of the plurality of second films being provided between the one of the plurality of first films and another one of the plurality of first films in the first direction, [0096] a second carbon concentration in the second layer being higher than a first carbon concentration in the first layer, [0097] a third carbon concentration in the third layer being lower than the second carbon concentration, and [0098] a fourth carbon concentration in the fourth layer being lower than the second carbon concentration.

(Technical Proposal 2)

[0099] The wafer according to Technical proposal 1, wherein [0100] the third carbon concentration is lower than the fourth carbon concentration.

(Technical Proposal 3)

[0101] The wafer according to Technical proposal 1 or 2, wherein [0102] the fourth carbon concentration is higher than the first carbon concentration.

(Technical Proposal 4)

[0103] The wafer according to any one of Technical proposals 1-3, wherein [0104] the second carbon concentration is not less than 10 times and not more than 500 times the first carbon concentration.

(Technical Proposal 5)

[0105] The wafer according to any one of Technical proposals 1-4, wherein [0106] the second carbon concentration is not less than 2 times and not more than 10 times the fourth carbon concentration.

(Technical Proposal 6)

[0107] The wafer according to any one of Technical proposals 1-5, wherein [0108] the first layer has a first thickness in the first direction, [0109] the second layer has a second thickness in the first direction, [0110] the third layer has a third thickness in the first direction, [0111] the fourth layer has a fourth thickness in the first direction, and [0112] the fourth thickness is smaller than a sum of the first thickness, the second thickness, and the third thickness.

(Technical Proposal 7)

[0113] The wafer according to Technical proposal 6, wherein [0114] the fourth thickness is smaller than a sum of the second thickness and the third thickness.

(Technical Proposal 8)

[0115] The wafer according to any one of Technical proposals 1-7, wherein [0116] the third layer is

in contact with the second layer and the fourth layer.

(Technical Proposal 9)

[0117] The wafer according to any one of Technical proposals 1-8, further comprising: [0118] a fifth layer including $\text{Al.sub.z5Ga.sub.1-z5N}$ ($z3 < z5 \leq 1$), [0119] the fifth layer being provided between the base and the first layer.

(Technical Proposal 10)

[0120] The wafer according to Technical proposal 9, wherein [0121] the $z5$ is not less than 0.9 and not more than 1.

(Technical Proposal 11)

[0122] The wafer according to Technical proposal 9 or 10, wherein [0123] a concentration of Fe in the fifth layer is less than $1 \times 10^{17} \text{ cm}^{-3}$.

(Technical Proposal 12)

[0124] The wafer according to any one of Technical proposals 1-11, wherein [0125] the $z1$ is not less than 0.6 and less than 0.9, [0126] the $z2$ is not less than 0.3 and less than 0.6, [0127] the $z3$ is not less than 0.1 and not more than 0.3, [0128] the $y1$ is not less than 0.8 and not more than 1, and [0129] the $y2$ is not less than 0 and not more than 0.4.

(Technical Proposal 13)

[0130] The wafer according to any one of Technical proposals 1-12, wherein [0131] a concentration of Fe in the first layer, the second layer, the third layer, and the fourth layer is less than $1 \times 10^{17} \text{ cm}^{-3}$.

(Technical Proposal 14)

[0132] The wafer according to any one of Technical proposals 1-13, wherein [0133] the first carbon concentration is not less than $1 \times 10^{17} \text{ cm}^{-3}$ and less than $2 \times 10^{18} \text{ cm}^{-3}$.

(Technical Proposal 15)

[0134] The wafer according to any one of Technical proposals 1-14, wherein [0135] the second carbon concentration is not less than $2 \times 10^{19} \text{ cm}^{-3}$ and not more than $2 \times 10^{20} \text{ cm}^{-3}$.

(Technical Proposal 16)

[0136] The wafer according to any one of Technical proposals 1-15, wherein [0137] the third carbon concentration is not less than $1 \times 10^{18} \text{ cm}^{-3}$ and less than $7 \times 10^{18} \text{ cm}^{-3}$.

(Technical Proposal 17)

[0138] The wafer according to any one of Technical proposals 1-16, wherein [0139] the fourth carbon concentration is not less than $5 \times 10^{18} \text{ cm}^{-3}$ and less than $2 \times 10^{19} \text{ cm}^{-3}$.

(Technical Proposal 18)

[0140] The wafer according to any one of Technical proposals 1-17, further comprising: [0141] a semiconductor member including Ga and nitrogen, [0142] the fourth layer being provided between the third layer and the semiconductor member in the first direction.

(Technical Proposal 19)

[0143] A semiconductor device, comprising: [0144] the wafer according to any one of Technical proposals 1-17; [0145] a semiconductor member; [0146] a first electrode; [0147] a second electrode; and [0148] a third electrode, [0149] the semiconductor member including [0150] a first semiconductor layer including $\text{Al.sub.x1Ga.sub.1-x1N}$ ($0 \leq x1 < 1$), and [0151] a second semiconductor layer including $\text{Al.sub.x2Ga.sub.1-x2N}$ ($0 < x2 \leq 1$, $x1 < x2$), [0152] the first semiconductor layer being provided between the fourth layer and the second semiconductor layer, [0153] a second direction from the first electrode to the second electrode crossing the first direction, [0154] a position of the third electrode in the second direction being between a position of the first electrode in the second direction and a position of the second electrode in the second direction, [0155] the second semiconductor layer including a first semiconductor portion and a second semiconductor portion, [0156] a direction from the first semiconductor portion to the second semiconductor portion being along the second direction, [0157] the first electrode being

electrically connected to the first semiconductor portion, and [0158] the second electrode being electrically connected to the second semiconductor portion.

(Technical Proposal 20)

[0159] The semiconductor device according to Technical proposal 19, wherein [0160] at least a part of the third electrode is provided between the first semiconductor portion and the second semiconductor portion in the second direction.

[0161] According to the embodiment, it is possible to provide a wafer and a semiconductor device whose characteristics can be improved.

[0162] In the specification of the application, the term “electrically connected state” includes a state in which a plurality of conductors are physically in contact with each other and a current flows between the plurality of conductors. The “state of being electrically connected” includes a state in which another conductor is inserted between the plurality of conductors and a current flows between the plurality of conductors.

[0163] In the specification of the application, “perpendicular” and “parallel” refer to not only strictly perpendicular and strictly parallel but also include, for example, the fluctuation due to manufacturing processes, etc. It is sufficient to be substantially perpendicular and substantially parallel.

[0164] Hereinabove, exemplary embodiments of the invention are described with reference to specific examples. However, the embodiments of the invention are not limited to these specific examples. For example, one skilled in the art may similarly practice the invention by appropriately selecting specific configurations of components included in the wafers and the semiconductor devices such as bases, layers, electrodes, etc., from known art. Such practice is included in the scope of the invention to the extent that similar effects thereto are obtained.

[0165] Further, any two or more components of the specific examples may be combined within the extent of technical feasibility and are included in the scope of the invention to the extent that the purport of the invention is included.

[0166] Moreover, all wafers and all semiconductor devices practicable by an appropriate design modification by one skilled in the art based on the wafers and the semiconductor devices described above as embodiments of the invention also are within the scope of the invention to the extent that the purport of the invention is included.

[0167] Various other variations and modifications can be conceived by those skilled in the art within the spirit of the invention, and it is understood that such variations and modifications are also encompassed within the scope of the invention.

[0168] While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the invention.

Claims

1. A wafer, comprising: a base; a first layer including $\text{Al}_{z1}\text{Ga}_{1-z1}\text{N}$ ($0 < z1 < 1$); a second layer including $\text{Al}_{z2}\text{Ga}_{1-z2}\text{N}$ ($0 < z2 < z1$); a third layer including $\text{Al}_{z3}\text{Ga}_{1-z3}\text{N}$ ($0 < z3 < z2$); and a fourth layer, the first layer being between the base and the fourth layer in a first direction, the second layer being between the first layer and the fourth layer in the first direction, the third layer being between the second layer and the fourth layer in the first direction, the fourth layer including a plurality of first films including $\text{Al}_{y1}\text{Ga}_{1-y1}\text{N}$ ($0 < y1 \leq 1$), and a plurality of second films including $\text{Al}_{y2}\text{Ga}_{1-y2}\text{N}$ ($0 \leq y2 < 1$, $y2 < y1$), one of the plurality of first

films being provided between one of the plurality of second films and another one of the plurality of second films in the first direction, the one of the plurality of second films being provided between the one of the plurality of first films and another one of the plurality of first films in the first direction, a second carbon concentration in the second layer being higher than a first carbon concentration in the first layer, a third carbon concentration in the third layer being lower than the second carbon concentration, and a fourth carbon concentration in the fourth layer being lower than the second carbon concentration.

2. The wafer according to claim 1, wherein the third carbon concentration is lower than the fourth carbon concentration.
3. The wafer according to claim 1, wherein the fourth carbon concentration is higher than the first carbon concentration.
4. The wafer according to claim 1, wherein the second carbon concentration is not less than 10 times and not more than 500 times the first carbon concentration.
5. The wafer according to claim 1, wherein the second carbon concentration is not less than 2 times and not more than 10 times the fourth carbon concentration.
6. The wafer according to claim 1, wherein the first layer has a first thickness in the first direction, the second layer has a second thickness in the first direction, the third layer has a third thickness in the first direction, the fourth layer has a fourth thickness in the first direction, and the fourth thickness is smaller than a sum of the first thickness, the second thickness, and the third thickness.
7. The wafer according to claim 6, wherein the fourth thickness is smaller than a sum of the second thickness and the third thickness.
8. The wafer according to claim 1, wherein the third layer is in contact with the second layer and the fourth layer.
9. The wafer according to claim 1, further comprising: a fifth layer including $\text{Al}_{z3}\text{Ga}_{z5}\text{N}_{1-z3-z5}$ ($z3 < z5 \leq 1$), the fifth layer being provided between the base and the first layer.
10. The wafer according to claim 9, wherein the $z5$ is not less than 0.9 and not more than 1.
11. The wafer according to claim 9, wherein a concentration of Fe in the fifth layer is less than $1 \times 10^{17} \text{ cm}^{-3}$.
12. The wafer according to claim 1, wherein the $z1$ is not less than 0.6 and less than 0.9, the $z2$ is not less than 0.3 and less than 0.6, the $z3$ is not less than 0.1 and not more than 0.3, the $y1$ is not less than 0.8 and not more than 1, and the $y2$ is not less than 0 and not more than 0.4.
13. The wafer according to claim 1, wherein a concentration of Fe in the first layer, the second layer, the third layer, and the fourth layer is less than $1 \times 10^{17} \text{ cm}^{-3}$.
14. The wafer according to claim 1, wherein the first carbon concentration is not less than $1 \times 10^{17} \text{ cm}^{-3}$ and less than $2 \times 10^{18} \text{ cm}^{-3}$.
15. The wafer according to claim 1, wherein the second carbon concentration is not less than $2 \times 10^{19} \text{ cm}^{-3}$ and not more than $2 \times 10^{20} \text{ cm}^{-3}$.
16. The wafer according to claim 1, wherein the third carbon concentration is not less than $1 \times 10^{18} \text{ cm}^{-3}$ and less than $7 \times 10^{18} \text{ cm}^{-3}$.
17. The wafer according to claim 1, wherein the fourth carbon concentration is not less than $5 \times 10^{18} \text{ cm}^{-3}$ and less than $2 \times 10^{19} \text{ cm}^{-3}$.
18. The wafer according to claim 1, further comprising: a semiconductor member including Ga and nitrogen, the fourth layer being provided between the third layer and the semiconductor member in the first direction.
19. A semiconductor device, comprising: the wafer according to claim 1; a semiconductor member; a first electrode; a second electrode; and a third electrode, the semiconductor member including a first semiconductor layer including $\text{Al}_{x1}\text{Ga}_{1-x1}\text{N}$ ($0 \leq x1 < 1$), and a second semiconductor layer including $\text{Al}_{x2}\text{Ga}_{1-x2}\text{N}$ ($0 < x2 \leq 1$, $x1 < x2$), the first semiconductor layer being provided between the fourth layer and the second semiconductor layer, a second direction from the first electrode to the second electrode crossing the first direction, a position of the third electrode in

the second direction being between a position of the first electrode in the second direction and a position of the second electrode in the second direction, the second semiconductor layer including a first semiconductor portion and a second semiconductor portion, a direction from the first semiconductor portion to the second semiconductor portion being along the second direction, the first electrode being electrically connected to the first semiconductor portion, and the second electrode being electrically connected to the second semiconductor portion.

20. The device according to claim 19, wherein at least a part of the third electrode is provided between the first semiconductor portion and the second semiconductor portion in the second direction.
