

# US Patent & Trademark Office

## Patent Public Search | Text View

---

United States Patent	12394596
Kind Code	B2
Date of Patent	August 19, 2025
Inventor(s)	Cui; Linying et al.

---

### Plasma uniformity control in pulsed DC plasma chamber

---

#### Abstract

Embodiments provided herein generally include apparatus, e.g., plasma processing systems and methods for the plasma processing of a substrate in a processing chamber. In some embodiments, aspects of the apparatus and methods are directed to improving process uniformity across the surface of the substrate, reducing defectivity on the surface of the substrate, or both. In some embodiments, the apparatus and methods provide for improved control over the uniformity of a plasma formed over the edge of a substrate and/or the distribution of ion energies at the surface of the substrate. The improved control over the plasma uniformity may be used in combination with substrate handling methods, e.g., de-chucking methods, to reduce particulate-related defectivity on the surface of the substrate. In some embodiments, the improved control over the plasma uniformity is used to preferentially clean accumulated processing byproducts from portions of the edge ring during an in-situ plasma chamber cleaning process.

---

<b>Inventors:</b>	<b>Cui; Linying (Cupertino, CA), Rogers; James (Los Gatos, CA)</b>
<b>Applicant:</b>	<b>Applied Materials, Inc. (Santa Clara, CA)</b>
<b>Family ID:</b>	<b>1000008765772</b>
<b>Assignee:</b>	<b>Applied Materials, Inc. (Santa Clara, CA)</b>
<b>Appl. No.:</b>	<b>17/537270</b>
<b>Filed:</b>	<b>November 29, 2021</b>

#### Prior Publication Data

<b>Document Identifier</b>	<b>Publication Date</b>
US 20220399193 A1	Dec. 15, 2022

#### Related U.S. Application Data

us-provisional-application US 63208913 20210609

---

## Publication Classification

**Int. Cl.:** H01J37/32 (20060101)

**U.S. Cl.:**

**CPC** H01J37/32128 (20130101); H01J37/32091 (20130101); H01J37/32146 (20130101); H01J37/32183 (20130101); H01J37/3244 (20130101); H01J37/32568 (20130101); H01J37/32642 (20130101); H01J37/32724 (20130101); H01J37/32862 (20130101); H01J2237/334 (20130101)

## Field of Classification Search

**USPC:** None

---

## References Cited

### U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
4070589	12/1977	Martinkovic	N/A	N/A
4340462	12/1981	Koch	N/A	N/A
4464223	12/1983	Gorin	N/A	N/A
4504895	12/1984	Steigerwald	N/A	N/A
4585516	12/1985	Corn et al.	N/A	N/A
4683529	12/1986	Bucher, II	N/A	N/A
4931135	12/1989	Horiuchi et al.	N/A	N/A
4992919	12/1990	Lee et al.	N/A	N/A
5099697	12/1991	Agar	N/A	N/A
5140510	12/1991	Myers	N/A	N/A
5449410	12/1994	Chang et al.	N/A	N/A
5451846	12/1994	Peterson et al.	N/A	N/A
5464499	12/1994	Moslehi et al.	N/A	N/A
5554959	12/1995	Tang	N/A	N/A
5565036	12/1995	Westendorp et al.	N/A	N/A
5595627	12/1996	Inazawa et al.	N/A	N/A
5597438	12/1996	Grewal et al.	N/A	N/A
5610452	12/1996	Shimer et al.	N/A	N/A
5698062	12/1996	Sakamoto et al.	N/A	N/A
5716534	12/1997	Tsuchiya et al.	N/A	N/A
5770023	12/1997	Sellers	N/A	N/A
5796598	12/1997	Nowak et al.	N/A	N/A
5810982	12/1997	Sellers	N/A	N/A
5830330	12/1997	Lantsman	N/A	N/A
5882424	12/1998	Taylor et al.	N/A	N/A
5928963	12/1998	Koshiishi	N/A	N/A
5933314	12/1998	Lambson et al.	N/A	N/A
5935373	12/1998	Koshimizu	N/A	N/A
5948704	12/1998	Benjamin et al.	N/A	N/A
5997687	12/1998	Koshimizu	N/A	N/A

6043607	12/1999	Roderick	N/A	N/A
6051114	12/1999	Yao et al.	N/A	N/A
6055150	12/1999	Clinton et al.	N/A	N/A
6074518	12/1999	Imafuku et al.	N/A	N/A
6089181	12/1999	Suemasa et al.	N/A	N/A
6099697	12/1999	Hausmann	N/A	N/A
6110287	12/1999	Arai et al.	N/A	N/A
6117279	12/1999	Smolanoff et al.	N/A	N/A
6125025	12/1999	Howald et al.	N/A	N/A
6133557	12/1999	Kawanabe et al.	N/A	N/A
6187685	12/2000	Hopkins et al.	N/A	N/A
6197151	12/2000	Kaji et al.	N/A	N/A
6198616	12/2000	Dahimene et al.	N/A	N/A
6201208	12/2000	Wendt et al.	N/A	N/A
6214162	12/2000	Koshimizu	N/A	N/A
6232236	12/2000	Shan et al.	N/A	N/A
6252354	12/2000	Collins et al.	N/A	N/A
6277506	12/2000	Okamoto	N/A	N/A
6309978	12/2000	Donohoe et al.	N/A	N/A
6313583	12/2000	Arita et al.	N/A	N/A
6355992	12/2001	Via	N/A	N/A
6358573	12/2001	Raoux et al.	N/A	N/A
6392187	12/2001	Johnson	N/A	N/A
6395641	12/2001	Savas	N/A	N/A
6413358	12/2001	Donohoe	N/A	N/A
6423192	12/2001	Wada et al.	N/A	N/A
6433297	12/2001	Kojima et al.	N/A	N/A
6435131	12/2001	Koizumi	N/A	N/A
6456010	12/2001	Yamakoshi et al.	N/A	N/A
6483731	12/2001	Isurin et al.	N/A	N/A
6535785	12/2002	Johnson et al.	N/A	N/A
6621674	12/2002	Zahringer et al.	N/A	N/A
6664739	12/2002	Kishinevsky et al.	N/A	N/A
6733624	12/2003	Koshiishi et al.	N/A	N/A
6740842	12/2003	Johnson et al.	N/A	N/A
6741446	12/2003	Ennis	N/A	N/A
6777037	12/2003	Sumiya et al.	N/A	N/A
6808607	12/2003	Christie	N/A	N/A
6818103	12/2003	Scholl et al.	N/A	N/A
6818257	12/2003	Amann et al.	N/A	N/A
6830595	12/2003	Reynolds, III	N/A	N/A
6830650	12/2003	Roche et al.	N/A	N/A
6849154	12/2004	Nagahata et al.	N/A	N/A
6861373	12/2004	Aoki et al.	N/A	N/A
6896775	12/2004	Chistyakov	N/A	N/A
6902646	12/2004	Mahoney et al.	N/A	N/A
6917204	12/2004	Mitrovic et al.	N/A	N/A
6947300	12/2004	Pai et al.	N/A	N/A
6962664	12/2004	Mitrovic	N/A	N/A
6970042	12/2004	Glueck	N/A	N/A

7016620	12/2005	Maess et al.	N/A	N/A
7046088	12/2005	Ziegler	N/A	N/A
7104217	12/2005	Himori et al.	N/A	N/A
7115185	12/2005	Gonzalez et al.	N/A	N/A
7126808	12/2005	Koo et al.	N/A	N/A
7147759	12/2005	Chistyakov	N/A	N/A
7151242	12/2005	Schuler	N/A	N/A
7166233	12/2006	Johnson et al.	N/A	N/A
7183177	12/2006	Al-Bayati et al.	N/A	N/A
7206189	12/2006	Reynolds, III	N/A	N/A
7218503	12/2006	Howald	N/A	N/A
7218872	12/2006	Shimomura	N/A	N/A
7226868	12/2006	Mosden et al.	N/A	N/A
7265963	12/2006	Hirose	N/A	N/A
7274266	12/2006	Kirchmeier	N/A	N/A
7312974	12/2006	Kuchimachi	N/A	N/A
7415940	12/2007	Koshimizu et al.	N/A	N/A
7479712	12/2008	Richert et al.	N/A	N/A
7509105	12/2008	Ziegler	N/A	N/A
7512387	12/2008	Glueck	N/A	N/A
7535688	12/2008	Yokouchi et al.	N/A	N/A
7586099	12/2008	Eyhorn et al.	N/A	N/A
7586210	12/2008	Wiedemuth et al.	N/A	N/A
7588667	12/2008	Cerio, Jr.	N/A	N/A
7601246	12/2008	Kim et al.	N/A	N/A
7609740	12/2008	Glueck	N/A	N/A
7618686	12/2008	Colpo et al.	N/A	N/A
7633319	12/2008	Arai	N/A	N/A
7645341	12/2009	Kennedy et al.	N/A	N/A
7652901	12/2009	Kirchmeier et al.	N/A	N/A
7692936	12/2009	Richter	N/A	N/A
7700474	12/2009	Cerio, Jr.	N/A	N/A
7705676	12/2009	Kirchmeier et al.	N/A	N/A
7706907	12/2009	Hiroki	N/A	N/A
7718538	12/2009	Kim et al.	N/A	N/A
7740704	12/2009	Strang	N/A	N/A
7758764	12/2009	Dhindsa et al.	N/A	N/A
7761247	12/2009	van Zyl	N/A	N/A
7782100	12/2009	Steuber et al.	N/A	N/A
7791912	12/2009	Walde	N/A	N/A
7808184	12/2009	Chistyakov	N/A	N/A
7821767	12/2009	Fujii	N/A	N/A
7825719	12/2009	Roberg et al.	N/A	N/A
7858533	12/2009	Liu et al.	N/A	N/A
7888240	12/2010	Hamamjy et al.	N/A	N/A
7898238	12/2010	Wiedemuth et al.	N/A	N/A
7929261	12/2010	Wiedemuth	N/A	N/A
RE42362	12/2010	Schuler	N/A	N/A
7977256	12/2010	Liu et al.	N/A	N/A
8044595	12/2010	Nitschke	N/A	N/A

8052798	12/2010	Moriya et al.	N/A	N/A
8055203	12/2010	Choueiry et al.	N/A	N/A
8083961	12/2010	Chen et al.	N/A	N/A
8110992	12/2011	Nitschke	N/A	N/A
8128831	12/2011	Sato et al.	N/A	N/A
8133347	12/2011	Gluck et al.	N/A	N/A
8140292	12/2011	Wendt	N/A	N/A
8217299	12/2011	Ilic et al.	N/A	N/A
8221582	12/2011	Patrick et al.	N/A	N/A
8236109	12/2011	Moriya et al.	N/A	N/A
8284580	12/2011	Wilson	N/A	N/A
8313612	12/2011	McMillin et al.	N/A	N/A
8313664	12/2011	Chen et al.	N/A	N/A
8333114	12/2011	Hayashi	N/A	N/A
8361906	12/2012	Lee et al.	N/A	N/A
8382999	12/2012	Agarwal et al.	N/A	N/A
8383001	12/2012	Mochiki et al.	N/A	N/A
8384403	12/2012	Zollner et al.	N/A	N/A
8399366	12/2012	Takaba	N/A	N/A
8419959	12/2012	Bettencourt et al.	N/A	N/A
8422193	12/2012	Tao et al.	N/A	N/A
8441772	12/2012	Yoshikawa et al.	N/A	N/A
8456220	12/2012	Thome et al.	N/A	N/A
8460567	12/2012	Chen	N/A	N/A
8466622	12/2012	Knaus	N/A	N/A
8542076	12/2012	Maier	N/A	N/A
8551289	12/2012	Nishimura et al.	N/A	N/A
8603293	12/2012	Koshiishi et al.	N/A	N/A
8632537	12/2013	McNall, III et al.	N/A	N/A
8641916	12/2013	Yatsuda et al.	N/A	N/A
8685267	12/2013	Yatsuda et al.	N/A	N/A
8704607	12/2013	Yuzurihara et al.	N/A	N/A
8716114	12/2013	Ohmi et al.	N/A	N/A
8716984	12/2013	Mueller et al.	N/A	N/A
8796933	12/2013	Hermanns	N/A	N/A
8809199	12/2013	Nishizuka	N/A	N/A
8821684	12/2013	Ui et al.	N/A	N/A
8828883	12/2013	Rueger	N/A	N/A
8845810	12/2013	Hwang	N/A	N/A
8852347	12/2013	Lee et al.	N/A	N/A
8884523	12/2013	Winterhalter et al.	N/A	N/A
8884525	12/2013	Hoffman et al.	N/A	N/A
8889534	12/2013	Ventzek et al.	N/A	N/A
8895942	12/2013	Liu et al.	N/A	N/A
8907259	12/2013	Kasai et al.	N/A	N/A
8916056	12/2013	Koo et al.	N/A	N/A
8926850	12/2014	Singh et al.	N/A	N/A
8963377	12/2014	Ziemba et al.	N/A	N/A
8979842	12/2014	McNall, III et al.	N/A	N/A
8993943	12/2014	Pohl et al.	N/A	N/A

9011636	12/2014	Ashida	N/A	N/A
9039871	12/2014	Nauman et al.	N/A	N/A
9042121	12/2014	Walde et al.	N/A	N/A
9053908	12/2014	Sriraman et al.	N/A	N/A
9087798	12/2014	Ohtake et al.	N/A	N/A
9101038	12/2014	Singh et al.	N/A	N/A
9105447	12/2014	Brouk et al.	N/A	N/A
9105452	12/2014	Jeon et al.	N/A	N/A
9123762	12/2014	Lin et al.	N/A	N/A
9139910	12/2014	Lee et al.	N/A	N/A
9147555	12/2014	Richter	N/A	N/A
9150960	12/2014	Nauman et al.	N/A	N/A
9209032	12/2014	Zhao et al.	N/A	N/A
9209034	12/2014	Kitamura et al.	N/A	N/A
9210790	12/2014	Hoffman et al.	N/A	N/A
9228878	12/2015	Haw et al.	N/A	N/A
9254168	12/2015	Palanker	N/A	N/A
9287086	12/2015	Brouk et al.	N/A	N/A
9287092	12/2015	Brouk et al.	N/A	N/A
9306533	12/2015	Mavretic	N/A	N/A
9309594	12/2015	Hoffman et al.	N/A	N/A
9313872	12/2015	Yamazawa et al.	N/A	N/A
9355822	12/2015	Yamada et al.	N/A	N/A
9362089	12/2015	Brouk et al.	N/A	N/A
9384992	12/2015	Narishige et al.	N/A	N/A
9396960	12/2015	Ogawa et al.	N/A	N/A
9404176	12/2015	Parkhe et al.	N/A	N/A
9412613	12/2015	Manna et al.	N/A	N/A
9435029	12/2015	Brouk et al.	N/A	N/A
9490107	12/2015	Kim et al.	N/A	N/A
9495563	12/2015	Ziemba et al.	N/A	N/A
9496150	12/2015	Mochiki et al.	N/A	N/A
9503006	12/2015	Pohl et al.	N/A	N/A
9520269	12/2015	Finley et al.	N/A	N/A
9530667	12/2015	Rastogi et al.	N/A	N/A
9536713	12/2016	Van Zyl et al.	N/A	N/A
9564287	12/2016	Ohse et al.	N/A	N/A
9576810	12/2016	Deshmukh et al.	N/A	N/A
9576816	12/2016	Rastogi et al.	N/A	N/A
9593421	12/2016	Baek et al.	N/A	N/A
9601319	12/2016	Bravo et al.	N/A	N/A
9607843	12/2016	Rastogi et al.	N/A	N/A
9620340	12/2016	Finley	N/A	N/A
9620376	12/2016	Kamp et al.	N/A	N/A
9620987	12/2016	Alexander et al.	N/A	N/A
9637814	12/2016	Bugyi et al.	N/A	N/A
9644221	12/2016	Kanamori et al.	N/A	N/A
9651957	12/2016	Finley	N/A	N/A
9663858	12/2016	Nagami et al.	N/A	N/A
9666446	12/2016	Tominaga et al.	N/A	N/A

9666447	12/2016	Rastogi et al.	N/A	N/A
9673027	12/2016	Yamamoto et al.	N/A	N/A
9673059	12/2016	Raley et al.	N/A	N/A
9685297	12/2016	Carter et al.	N/A	N/A
9728429	12/2016	Ricci et al.	N/A	N/A
9741544	12/2016	Van Zyl	N/A	N/A
9761419	12/2016	Nagami	N/A	N/A
9761459	12/2016	Long et al.	N/A	N/A
9767988	12/2016	Brouk et al.	N/A	N/A
9786503	12/2016	Raley et al.	N/A	N/A
9799494	12/2016	Chen et al.	N/A	N/A
9805916	12/2016	Konno et al.	N/A	N/A
9805965	12/2016	Sadjadi et al.	N/A	N/A
9812305	12/2016	Pelleymounter	N/A	N/A
9831064	12/2016	Konno et al.	N/A	N/A
9840770	12/2016	Klimczak et al.	N/A	N/A
9852890	12/2016	Mueller et al.	N/A	N/A
9865471	12/2017	Shimoda et al.	N/A	N/A
9865893	12/2017	Esswein et al.	N/A	N/A
9872373	12/2017	Shimizu et al.	N/A	N/A
9881820	12/2017	Wong et al.	N/A	N/A
9922806	12/2017	Tomura et al.	N/A	N/A
9929004	12/2017	Ziemba et al.	N/A	N/A
9941097	12/2017	Yamazawa et al.	N/A	N/A
9960763	12/2017	Miller et al.	N/A	N/A
9972503	12/2017	Tomura et al.	N/A	N/A
10020800	12/2017	Prager et al.	N/A	N/A
10041174	12/2017	Matsumoto et al.	N/A	N/A
10042407	12/2017	Grede et al.	N/A	N/A
10063062	12/2017	Voronin et al.	N/A	N/A
10074518	12/2017	Van Zyl	N/A	N/A
10085796	12/2017	Podany	N/A	N/A
10090191	12/2017	Tomura et al.	N/A	N/A
10102321	12/2017	Povolny et al.	N/A	N/A
10109461	12/2017	Yamada et al.	N/A	N/A
10115567	12/2017	Hirano et al.	N/A	N/A
10115568	12/2017	Kellogg et al.	N/A	N/A
10176970	12/2018	Nitschke	N/A	N/A
10176971	12/2018	Nagami	N/A	N/A
10181392	12/2018	Leybold et al.	N/A	N/A
10199246	12/2018	Koizumi et al.	N/A	N/A
10217618	12/2018	Larson et al.	N/A	N/A
10217933	12/2018	Nishimura et al.	N/A	N/A
10224822	12/2018	Miller et al.	N/A	N/A
10229819	12/2018	Hirano et al.	N/A	N/A
10249498	12/2018	Ventzek et al.	N/A	N/A
10268846	12/2018	Miller et al.	N/A	N/A
10269540	12/2018	Carter et al.	N/A	N/A
10276420	12/2018	Ito et al.	N/A	N/A
10283321	12/2018	Yang et al.	N/A	N/A

10290506	12/2018	Ranjan et al.	N/A	N/A
10297431	12/2018	Zelechowski et al.	N/A	N/A
10304661	12/2018	Ziemba et al.	N/A	N/A
10304668	12/2018	Coppa et al.	N/A	N/A
10312048	12/2018	Dorf et al.	N/A	N/A
10312056	12/2018	Collins et al.	N/A	N/A
10320373	12/2018	Prager et al.	N/A	N/A
10332730	12/2018	Christie	N/A	N/A
10340123	12/2018	Ohtake	N/A	N/A
10348186	12/2018	Schuler et al.	N/A	N/A
10354839	12/2018	Alt et al.	N/A	N/A
10373755	12/2018	Prager et al.	N/A	N/A
10373804	12/2018	Koh et al.	N/A	N/A
10373811	12/2018	Christie et al.	N/A	N/A
10381237	12/2018	Takeda et al.	N/A	N/A
10387166	12/2018	Preston et al.	N/A	N/A
10388544	12/2018	Ui et al.	N/A	N/A
10410877	12/2018	Takashima et al.	N/A	N/A
10431437	12/2018	Gapi{right arrow over (n)}ski et al.	N/A	N/A
10438797	12/2018	Cottle et al.	N/A	N/A
10446453	12/2018	Coppa et al.	N/A	N/A
10447174	12/2018	Porter, Jr. et al.	N/A	N/A
10460910	12/2018	Ziemba et al.	N/A	N/A
10460916	12/2018	Boyd, Jr. et al.	N/A	N/A
10483089	12/2018	Ziemba et al.	N/A	N/A
10483100	12/2018	Ishizaka et al.	N/A	N/A
10510575	12/2018	Kraus et al.	N/A	N/A
10522343	12/2018	Tapily et al.	N/A	N/A
10546728	12/2019	Carducci et al.	N/A	N/A
10553407	12/2019	Nagami et al.	N/A	N/A
10555412	12/2019	Dorf et al.	N/A	N/A
10593519	12/2019	Yamada et al.	N/A	N/A
10607814	12/2019	Ziemba et al.	N/A	N/A
10658189	12/2019	Hatazaki et al.	N/A	N/A
10665434	12/2019	Matsumoto et al.	N/A	N/A
10666198	12/2019	Prager et al.	N/A	N/A
10672589	12/2019	Koshimizu et al.	N/A	N/A
10672596	12/2019	Brcka	N/A	N/A
10672616	12/2019	Kubota	N/A	N/A
10685862	12/2019	Rogers	N/A	H01J 37/32568
10707053	12/2019	Urakawa et al.	N/A	N/A
10707054	12/2019	Kubota	N/A	N/A
10707055	12/2019	Shaw et al.	N/A	N/A
10707086	12/2019	Yang et al.	N/A	N/A
10707090	12/2019	Takayama et al.	N/A	N/A
10714372	12/2019	Chua et al.	N/A	N/A
10720305	12/2019	Van Zyl	N/A	N/A
10748746	12/2019	Kaneko et al.	N/A	N/A



10755894	12/2019	Hirano et al.	N/A	N/A
10763081	12/2019	Cui	N/A	H01J 37/32642
10763150	12/2019	Lindley et al.	N/A	N/A
10773282	12/2019	Coppa et al.	N/A	N/A
10774423	12/2019	Janakiraman et al.	N/A	N/A
10790816	12/2019	Ziemba et al.	N/A	N/A
10796887	12/2019	Prager et al.	N/A	N/A
10804886	12/2019	Miller et al.	N/A	N/A
10811296	12/2019	Cho et al.	N/A	N/A
10892141	12/2020	Ziemba et al.	N/A	N/A
10896807	12/2020	Fairbairn et al.	N/A	N/A
10903047	12/2020	Ziemba et al.	N/A	N/A
10904996	12/2020	Koh et al.	N/A	N/A
10923321	12/2020	Dorf et al.	N/A	N/A
10923367	12/2020	Lubomirsky et al.	N/A	N/A
10923379	12/2020	Liu et al.	N/A	N/A
10971342	12/2020	Engelstaedter et al.	N/A	N/A
10978274	12/2020	Kubota	N/A	N/A
10978955	12/2020	Ziemba et al.	N/A	N/A
10991554	12/2020	Zhao et al.	N/A	N/A
10998169	12/2020	Ventzek et al.	N/A	N/A
11004660	12/2020	Prager et al.	N/A	N/A
11108384	12/2020	Prager et al.	N/A	N/A
11791138	12/2022	Cui	216/61	H01J 37/32174
11948780	12/2023	Cui	N/A	H01J 37/32715
12148595	12/2023	Cui	N/A	H01J 37/32146
2001/0003298	12/2000	Shamouilian et al.	N/A	N/A
2001/0033755	12/2000	Ino et al.	N/A	N/A
2002/0069971	12/2001	Kaji et al.	N/A	N/A
2002/0078891	12/2001	Chu et al.	N/A	N/A
2003/0026060	12/2002	Hiramatsu et al.	N/A	N/A
2003/0029859	12/2002	Knoot et al.	N/A	N/A
2003/0052085	12/2002	Parsons	N/A	N/A
2003/0079983	12/2002	Long et al.	N/A	N/A
2003/0091355	12/2002	Jeschonek et al.	N/A	N/A
2003/0137791	12/2002	Arnet et al.	N/A	N/A
2003/0151372	12/2002	Tsuchiya et al.	N/A	N/A
2003/0165044	12/2002	Yamamoto	N/A	N/A
2003/0201069	12/2002	Johnson	N/A	N/A
2004/0040665	12/2003	Mizuno et al.	N/A	N/A
2004/0040931	12/2003	Koshiishi et al.	N/A	N/A
2004/0066601	12/2003	Larsen	N/A	N/A
2004/0223284	12/2003	Iwami et al.	N/A	N/A
2005/0022933	12/2004	Howard	N/A	N/A
2005/0092596	12/2004	Kouznetsov	N/A	N/A
2005/0152159	12/2004	Isurin et al.	N/A	N/A

2005/0286916	12/2004	Nakazato et al.	N/A	N/A
2006/0075969	12/2005	Fischer	N/A	N/A
2006/0130767	12/2005	Herchen	N/A	N/A
2006/0139843	12/2005	Kim	N/A	N/A
2006/0171848	12/2005	Roche et al.	N/A	N/A
2006/0219178	12/2005	Asakura	N/A	N/A
2006/0278521	12/2005	Stowell	N/A	N/A
2007/0113787	12/2006	Higashiura et al.	N/A	N/A
2007/0114981	12/2006	Vasquez et al.	N/A	N/A
2007/0196977	12/2006	Wang et al.	N/A	N/A
2007/0284344	12/2006	Todorov et al.	N/A	N/A
2007/0285869	12/2006	Howald	N/A	N/A
2008/0012548	12/2007	Gerhardt et al.	N/A	N/A
2008/0037196	12/2007	Yonekura et al.	N/A	N/A
2008/0106842	12/2007	Ito et al.	N/A	N/A
2008/0135401	12/2007	Kadlec et al.	N/A	N/A
2008/0160212	12/2007	Koo et al.	N/A	N/A
2008/0185537	12/2007	Walther et al.	N/A	N/A
2008/0210545	12/2007	Kouznetsov	N/A	N/A
2008/0236493	12/2007	Sakao	N/A	N/A
2008/0252225	12/2007	Kurachi et al.	N/A	N/A
2008/0272706	12/2007	Kwon et al.	N/A	N/A
2008/0289576	12/2007	Lee et al.	N/A	N/A
2009/0016549	12/2008	French et al.	N/A	N/A
2009/0078678	12/2008	Kojima et al.	N/A	N/A
2009/0133839	12/2008	Yamazawa et al.	N/A	N/A
2009/0295295	12/2008	Shannon et al.	N/A	N/A
2010/0018648	12/2009	Collins et al.	N/A	N/A
2010/0025230	12/2009	Ehiasarian et al.	N/A	N/A
2010/0029038	12/2009	Murakawa	N/A	N/A
2010/0101935	12/2009	Chistyakov et al.	N/A	N/A
2010/0118464	12/2009	Matsuyama	N/A	N/A
2010/0193491	12/2009	Cho et al.	N/A	N/A
2010/0271744	12/2009	Ni et al.	N/A	N/A
2010/0326957	12/2009	Maeda et al.	N/A	N/A
2011/0031217	12/2010	Himori	156/345.48	H01J 37/32091
2011/0100807	12/2010	Matsubara et al.	N/A	N/A
2011/0143537	12/2010	Lee et al.	N/A	N/A
2011/0157760	12/2010	Willwerth et al.	N/A	N/A
2011/0177669	12/2010	Lee et al.	N/A	N/A
2011/0177694	12/2010	Chen et al.	N/A	N/A
2011/0281438	12/2010	Lee et al.	N/A	N/A
2011/0298376	12/2010	Kanegae et al.	N/A	N/A
2012/0000421	12/2011	Miller et al.	N/A	N/A
2012/0081350	12/2011	Sano et al.	N/A	N/A
2012/0088371	12/2011	Ranjan et al.	N/A	N/A
2012/0097908	12/2011	Willwerth et al.	N/A	N/A
2012/0164834	12/2011	Jennings	118/723R	H01J 37/32541

2013/0059448	12/2012	Marakhtanov et al.	N/A	N/A
2013/0087447	12/2012	Bodke et al.	N/A	N/A
2013/0213935	12/2012	Liao et al.	N/A	N/A
2013/0214828	12/2012	Valcore, Jr. et al.	N/A	N/A
2013/0340938	12/2012	Tappan et al.	N/A	N/A
2013/0344702	12/2012	Nishizuka	N/A	N/A
2014/0057447	12/2013	Yang et al.	N/A	N/A
2014/0077611	12/2013	Young et al.	N/A	N/A
2014/0109886	12/2013	Singleton et al.	N/A	N/A
2014/0154819	12/2013	Gaff et al.	N/A	N/A
2014/0177123	12/2013	Thach et al.	N/A	N/A
2014/0238844	12/2013	Chistyakov	N/A	N/A
2014/0263182	12/2013	Chen et al.	N/A	N/A
2014/0273487	12/2013	Deshmukh et al.	N/A	N/A
2015/0002018	12/2014	Lill et al.	N/A	N/A
2015/0043123	12/2014	Cox	N/A	N/A
2015/0084509	12/2014	Yuzurihara et al.	N/A	N/A
2015/0111394	12/2014	Hsu et al.	N/A	N/A
2015/0116889	12/2014	Yamasaki et al.	N/A	N/A
2015/0130354	12/2014	Leray et al.	N/A	N/A
2015/0170952	12/2014	Subramani et al.	N/A	N/A
2015/0235809	12/2014	Ito et al.	N/A	N/A
2015/0315698	12/2014	Chistyakov	N/A	N/A
2015/0366004	12/2014	Nangoy et al.	N/A	N/A
2016/0004475	12/2015	Beniyama et al.	N/A	N/A
2016/0027678	12/2015	Parkhe et al.	N/A	N/A
2016/0056017	12/2015	Kim et al.	N/A	N/A
2016/0064189	12/2015	Tandou et al.	N/A	N/A
2016/0241234	12/2015	Mavretic	N/A	N/A
2016/0284514	12/2015	Hirano et al.	N/A	N/A
2016/0322242	12/2015	Nguyen et al.	N/A	N/A
2016/0327029	12/2015	Ziemba et al.	N/A	N/A
2016/0351375	12/2015	Valcore, Jr. et al.	N/A	N/A
2016/0358755	12/2015	Long et al.	N/A	N/A
2017/0011887	12/2016	Deshmukh et al.	N/A	N/A
2017/0018411	12/2016	Sriraman et al.	N/A	N/A
2017/0029937	12/2016	Chistyakov et al.	N/A	N/A
2017/0069462	12/2016	Kanarik et al.	N/A	N/A
2017/0076962	12/2016	Engelhardt	N/A	N/A
2017/0098527	12/2016	Kawasaki et al.	N/A	N/A
2017/0098549	12/2016	Agarwal	N/A	N/A
2017/0110335	12/2016	Yang et al.	N/A	N/A
2017/0115657	12/2016	Trussell et al.	N/A	N/A
2017/0162417	12/2016	Ye et al.	N/A	N/A
2017/0169996	12/2016	Ui et al.	N/A	N/A
2017/0221682	12/2016	Nishimura et al.	N/A	N/A
2017/0236688	12/2016	Caron et al.	N/A	N/A
2017/0236741	12/2016	Angelov et al.	N/A	N/A
2017/0236743	12/2016	Severson et al.	N/A	N/A
2017/0250056	12/2016	Boswell et al.	N/A	N/A

2017/0263478	12/2016	McChesney et al.	N/A	N/A
2017/0311431	12/2016	Park	N/A	N/A
2017/0316935	12/2016	Tan et al.	N/A	N/A
2017/0330734	12/2016	Lee et al.	N/A	N/A
2017/0330786	12/2016	Genetti et al.	N/A	N/A
2017/0334074	12/2016	Genetti et al.	N/A	N/A
2017/0358431	12/2016	Dorf et al.	N/A	N/A
2018/0076032	12/2017	Wang et al.	N/A	N/A
2018/0139834	12/2017	Nagashima et al.	N/A	N/A
2018/0190501	12/2017	Ueda	N/A	N/A
2018/0204708	12/2017	Tan et al.	N/A	N/A
2018/0218905	12/2017	Park et al.	N/A	N/A
2018/0226896	12/2017	Miller et al.	N/A	N/A
2018/0294566	12/2017	Wang et al.	N/A	N/A
2018/0309423	12/2017	Okunishi et al.	N/A	N/A
2018/0350649	12/2017	Gomm	N/A	N/A
2018/0366305	12/2017	Nagami et al.	N/A	N/A
2018/0374672	12/2017	Hayashi et al.	N/A	N/A
2019/0006156	12/2018	Seo et al.	N/A	N/A
2019/0027344	12/2018	Okunishi et al.	N/A	N/A
2019/0090338	12/2018	Koh et al.	N/A	N/A
2019/0096633	12/2018	Pankratz et al.	N/A	N/A
2019/0157042	12/2018	Van Zyl	N/A	H01J 37/32697
2019/0172688	12/2018	Ueda	N/A	N/A
2019/0180982	12/2018	Brouk et al.	N/A	N/A
2019/0198333	12/2018	Tokashiki	N/A	N/A
2019/0267218	12/2018	Wang et al.	N/A	N/A
2019/0277804	12/2018	Prager et al.	N/A	N/A
2019/0295819	12/2018	Okunishi et al.	N/A	N/A
2019/0318918	12/2018	Saitoh et al.	N/A	N/A
2019/0333741	12/2018	Nagami et al.	N/A	N/A
2019/0341232	12/2018	Thokachichu et al.	N/A	N/A
2019/0348263	12/2018	Okunishi	N/A	N/A
2019/0350072	12/2018	Dorf	N/A	H05H 1/46
2019/0363388	12/2018	Esswein et al.	N/A	N/A
2019/0385822	12/2018	Marakhtanov et al.	N/A	N/A
2020/0016109	12/2019	Feng et al.	N/A	N/A
2020/0020510	12/2019	Shoeb et al.	N/A	N/A
2020/0024330	12/2019	Chan-Hui et al.	N/A	N/A
2020/0051785	12/2019	Miller et al.	N/A	N/A
2020/0058475	12/2019	Engelstaedter et al.	N/A	N/A
2020/0066497	12/2019	Engelstaedter et al.	N/A	N/A
2020/0075293	12/2019	Ventzek et al.	N/A	N/A
2020/0106137	12/2019	Murphy et al.	N/A	N/A
2020/0126837	12/2019	Kuno et al.	N/A	N/A
2020/0144030	12/2019	Prager et al.	N/A	N/A
2020/0161098	12/2019	Cui et al.	N/A	N/A
2020/0161155	12/2019	Rogers et al.	N/A	N/A
2020/0227230	12/2019	Ziamba et al.	N/A	N/A

2020/0227238	12/2019	Kellogg et al.	N/A	N/A
2020/0243303	12/2019	Mishra et al.	N/A	N/A
2020/0251371	12/2019	Kuno et al.	N/A	N/A
2020/0266035	12/2019	Nagaiwa	N/A	N/A
2020/0343123	12/2019	Ye et al.	N/A	N/A
2020/0357607	12/2019	Ziemba et al.	N/A	N/A
2020/0373114	12/2019	Prager et al.	N/A	N/A
2020/0407840	12/2019	Hayashi et al.	N/A	N/A
2020/0411286	12/2019	Koshimizu et al.	N/A	N/A
2021/0013006	12/2020	Nguyen et al.	N/A	N/A
2021/0029815	12/2020	Bowman et al.	N/A	N/A
2021/0043472	12/2020	Koshimizu et al.	N/A	N/A
2021/0051792	12/2020	Dokan et al.	N/A	N/A
2021/0130955	12/2020	Nagaike et al.	N/A	N/A
2021/0140044	12/2020	Nagaike et al.	N/A	N/A
2021/0151295	12/2020	Ziemba et al.	N/A	N/A
2021/0152163	12/2020	Miller et al.	N/A	N/A
2021/0210313	12/2020	Ziemba et al.	N/A	N/A
2021/0249227	12/2020	Bowman et al.	N/A	N/A

#### FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
101707186	12/2011	CN	N/A
106206234	12/2015	CN	N/A
104752134	12/2016	CN	N/A
H08236602	12/1995	JP	N/A
2748213	12/1997	JP	N/A
H11025894	12/1998	JP	N/A
2002-313899	12/2001	JP	N/A
2002299322	12/2001	JP	N/A
4418424	12/2009	JP	N/A
2011035266	12/2010	JP	N/A
5018244	12/2011	JP	N/A
6741461	12/2019	JP	N/A
20210002181	12/2020	KR	N/A
2000017920	12/1999	WO	N/A
2002059954	12/2001	WO	N/A
2008050619	12/2007	WO	N/A
2014124857	12/2014	WO	N/A
2015198854	12/2014	WO	N/A
2016002547	12/2015	WO	N/A
2016131061	12/2015	WO	N/A
2019036587	12/2018	WO	N/A
2019185423	12/2018	WO	N/A
2019225184	12/2018	WO	N/A
2019239872	12/2018	WO	N/A
2019245729	12/2018	WO	N/A
2020004048	12/2019	WO	N/A
2020017328	12/2019	WO	N/A

2020051064	12/2019	WO	N/A
2020121819	12/2019	WO	N/A
2022108754	12/2021	WO	N/A

## OTHER PUBLICATIONS

Wang, S.B., et al.—“Control of ion energy distribution at substrates during plasma processing,” *Journal of Applied Physics*, vol. 88, No. 2, Jul. 15, 2000, pp. 643-646. cited by applicant

Eagle Harbor Technologies presentation by Dr. Kenneth E. Miller—“The EHT Integrated Power Module (IPM): An IGBT-Based, High Current, Ultra-Fast, Modular, Programmable Power Supply Unit,” Jun. 2013, 21 pages. cited by applicant

Eagle Harbor Technologies presentation by Dr. Kenneth E. Miller—“The EHT Long Pulse Integrator Program,” TPA Diagnostic Meeting, General Atomics, Jun. 4-7, 2013, 18 pages. cited by applicant

Eagle Harbor Technologies webpage—“EHT Integrator Demonstration at DIII-D,” 2015, 1 page. cited by applicant

Eagle Harbor Technologies webpage—“High Gain and Frequency Ultra-Stable Integrators for ICC and Long Pulse ITER Applications,” 2012, 1 page. cited by applicant

Eagle Harbor Technologies webpage—High Gain and Frequency Ultra-Stable Integrators for Long Pulse and/or High Current Applications, 2018, 1 page. cited by applicant

Eagle Harbor Technologies webpage—“In Situ Testing of EHT Integrators on a Tokamak,” 2015, 1 page. cited by applicant

Eagle Harbor Technologies webpage—“Long-Pulse Integrator Testing with DIII-D Magnetic Diagnostics,” 2016, 1 page. cited by applicant

Lin, Jianliang, et al.,—“Diamond like carbon films deposited by HiPIMS using oscillatory voltage pulses,” *Surface & Coatings Technology* 258, 2014, published by Elsevier B.V., pp. 1212-1222. cited by applicant

Prager, J.R. et al, A High Voltage Nanosecond Pulser With Variable Pulse Width and Pulse Repetition Frequency Control for Nonequilibrium Plasma Applications, *IEEE* 2014, 6 pages. cited by applicant

Semiconductor Components Industries, LLC (SCILLC)—“Switch-Mode Power Supply” Reference Manual, SMPSRM/D, Rev. 4, Apr. 2014, on Semiconductor, 73 pages. cited by applicant

Sunstone Circuits—“Eagle Harbor Tech Case Study,” date unknown, 4 pages. cited by applicant

Electrical 4 U webpage—“Clamping Circuit,” Aug. 29, 2018, 1 page. cited by applicant

Kyung Chae Yang et al., A study on the etching characteristics of magnetic tunneling junction materials using DC pulse-biased inductively coupled plasmas, *Japanese Journal of Applied Physics*, vol. 54, 01AE01, Oct. 29, 2014, 6 pages. cited by applicant

Kamada, Keiichi, et al., Editors—“New Developments of Plasma Science with Pulsed Power Technology,” Research Report, NIFS-PROC-82, presented at National Institute for Fusion Science, Toki, Gifu, Japan, Mar. 5-6, 2009, 109 pages. cited by applicant

S.B. Wang et al. “Ion Bombardment Energy and SiO<sub>2</sub>/Si Fluorocarbon Plasma Etch Selectivity”, *Journal of Vacuum Science & Technology A* 19, 2425 (2001). cited by applicant

Zhen-hua Bi et al., A brief review of dual-frequency capacitively coupled discharges, *Current Applied Physics*, vol. 11, Issue 5, Supplement, 2011, pp. S2-S8. cited by applicant

Chang, Bingdong, “Oblique angled plasma etching for 3D silicon structures with wiggling geometries” 31(8), [085301]. <https://doi.org/10.1088/1361-6528/ab53fb>. DTU Library. 2019. cited by applicant

Michael A. Lieberman, “A short course of the principles of plasma discharges and materials processing”, Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720. cited by applicant

Dr. Steve Sirard, “Introduction to Plasma Etching”, Lam Research Corporation. 64 pages. cited by

applicant

Zhuoxing Luo, B.S., M.S, "RF Plasma Etching With A DC Bias" A Dissertation in Physics. Dec. 1994. cited by applicant

Michael A. Lieberman, "Principles of Plasma Discharges and Material Processing", A Wiley Interscience Publication. 1994. cited by applicant

Yiting Zhang et al. "Investigation of feature orientation and consequences of ion tilting during plasma etching with a three-dimensional feature profile simulator", Nov. 22, 2016. cited by applicant

Richard Barnett et al. A New Plasma Source for Next Generation MEMS Deep Si Etching: Minimal Tilt, Improved Profile Uniformity and Higher Etch Rates, SPP Process Technology Systems. 2010. cited by applicant

International Search Report and Written Opinion for PCT/US2022/029257 dated Aug. 31, 2022. cited by applicant

---

*Primary Examiner:* Moore; Karla A

*Attorney, Agent or Firm:* Patterson + Sheridan, LLP

---

## **Background/Summary**

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This application claims the benefit of U.S. Provisional Application 63/208,913 filed on Jun. 9, 2021, which is incorporated by reference herein.

### **BACKGROUND**

#### **Field**

(1) Embodiments herein are directed to plasma-generating gas or vapor electric space discharge devices used in semiconductor device manufacturing, particularly processing chambers configured to generate a capacitively coupled plasma of gas or vapor material supplied to a chamber volume and process a semiconductor substrate therein.

#### **Description of the Related Art**

(2) Reliably producing high aspect ratio features is one of the key technology challenges for the next generation of semiconductor devices. One method of forming high aspect ratio features uses a plasma-assisted etching process, such as a reactive ion etch (RIE) process, to transfer openings in a masking layer to exposed portions of a substrate surface there below.

(3) In a typical plasma-assisted etching process, the substrate is positioned on a substrate support, such as an electrostatic chuck (ESC) disposed in a processing chamber, a plasma is formed over the substrate, and ions are accelerated from the plasma towards the substrate across a plasma sheath, i.e., region depleted of electrons, formed between the plasma and the surface of the substrate. Openings in the mask layer are transferred to the substrate surface through a combination of chemical and physical interactions with plasma-generated neutrals and impinging ions that provide the anisotropic etch. Processing results at the substrate surface depend on, inter alia, characteristics of the plasma and plasma sheath formed there above.

(4) Often, the plasma chamber is configured to form a capacitively coupled plasma and control the plasma sheath by use of two or more radio frequency (RF) powers. For example, a high-frequency component may be used to ignite and maintain the plasma, which determines the plasma density and thus the ion flux at the substrate surface, while a lower frequency component may be used to control a voltage drop across the plasma sheath.

(5) Unfortunately, non-uniformities in the plasma density and/or in the shape of the plasma sheath

can cause undesirable processing result variation (non-uniform process results from substrate center to edge) in etched feature profile. Excessive processing non-uniformity may adversely affect and suppress device yield (the percentage of devices that conform to performance specifications out of the total number of devices manufactured on the substrate). Such non-uniformities are often particularly pronounced near the substrate edge and may be caused by inter alia, non-uniform power distribution, changes in chamber geometries, differences in surface material properties, and/or electrical discontinuities between the edge of the substrate and surfaces of the ESC disposed proximate thereto.

(6) Further, undesired processing byproducts often accumulate on surfaces of chamber components, such as in a gap between the edge of the substrate and an edge ring that surrounds the substrate during processing. The accumulated processing byproducts may transfer to the bevel edge of the substrate and/or may cause undesired arcing between the bevel edge of the substrate and the edge ring, further suppressing device yield and/or reducing chamber productivity.

(7) Accordingly, there is a need in the art for apparatus and methods to improve processing uniformity and defectivity at the edge of a substrate during plasma-assisted processing thereof. There is also a need for a system, device(s), and methods that solve the problems described above.

#### SUMMARY

(8) Embodiments provided herein generally include apparatus, e.g., plasma processing systems, and methods for the plasma processing of a substrate in a processing chamber. In some embodiments, aspects of the apparatus and methods are directed to improving processing uniformity across the surface of the substrate, reducing defectivity on the surface of the substrate, or both.

(9) In one embodiment, a plasma processing system includes a substrate support assembly, that may include: a support base; a first electrode that is disposed over the support base and is spaced apart from the support base by a first portion of dielectric material; a second portion of dielectric material disposed over the first electrode, the second portion of dielectric material forming a substrate supporting surface; and a second electrode that is disposed a distance from a center of the first electrode and is spaced apart from the support base by a third portion of dielectric material; one or more pulsed voltage waveform generators electrically coupled to the first and second electrodes; a radio frequency (RF) generator electrically coupled to the support base, where the RF generator is configured to deliver an RF signal to the support base, and the RF signal establishes a first RF waveform at the first electrode; and an edge tuning circuit electrically coupled to the second electrode, where the edge tuning circuit is configured to adjust one or more characteristics of a second RF waveform established at the second electrode relative to one or more characteristics of the first RF waveform established at the first electrode.

(10) In one embodiment, a plasma processing system includes a processing chamber that may include a chamber lid, one or more chamber walls, and a substrate support assembly that collectively define a processing region, the substrate support assembly may include: a support base; a first electrode that is disposed over the support base and is spaced apart from the support base by a first portion of dielectric material; a second portion of dielectric material disposed over the first electrode, the second portion of dielectric material forming a substrate supporting surface; and a second electrode that is disposed a distance from a center of the first electrode and is spaced apart from the support base by a third portion of dielectric material; a radio frequency (RF) generator electrically coupled to the support base, where the RF generator is configured to deliver an RF signal to the support base, the RF signal is configured to ignite and maintain a plasma or gases or vapors delivered to the processing region, and the RF signal establishes a first RF waveform at the first electrode; and an edge tuning circuit electrically coupled to the second electrode, where the edge tuning circuit is configured to adjust one or more characteristics of a second RF waveform established at the second electrode relative to one or more characteristics of the first RF waveform established at the first electrode.

(11) In one embodiment, a processing method includes (i) generating, by use of a radio frequency



(RF) signal from an RF generator, a plasma of gases or vapors delivered to a processing region defined by a chamber lid and a substrate support assembly, the substrate support assembly may include: a support base that is electrically coupled to the RF generator; a first electrode that is disposed over the support base and is spaced apart from the support base by a first portion of dielectric material, where the RF signal establishes a first RF waveform at the first electrode; a second portion of dielectric material disposed over the first electrode, the second portion of dielectric material forming a substrate supporting surface; and a second electrode that is disposed a distance from a center of the first electrode, is spaced apart from the support base by a third portion of dielectric material, and is electrically coupled to an edge tuning circuit; and (ii) establishing, by use of the RF signal and the tuning circuit, a second RF waveform at the second electrode, where one or more characteristics of the first RF waveform are different from characteristics of the second RF waveform.

(12) Other embodiments include corresponding computer systems, apparatus, and computer programs recorded on one or more computer storage devices, each configured to perform the actions of the methods.

---

## Description

### BRIEF DESCRIPTION OF THE DRAWINGS

(1) So that the manner in which the above-recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only exemplary embodiments and are therefore not to be considered limiting of its scope and may admit to other equally effective embodiments.

(2) FIG. 1A-1B are schematic cross-sectional views of processing systems, according to one or more embodiments, configured to practice the methods set forth herein.

(3) FIG. 1C is a close-up schematic cross-sectional view of a portion of the processing system illustrated in FIG. 1A, according to one embodiment.

(4) FIG. 2 is a simplified schematic diagram of a biasing and edge control scheme that can be used with one or both of the processing systems illustrated in FIGS. 1A-1B, according to one or more embodiments.

(5) FIGS. 3A-3C schematically illustrate example edge tuning circuits that can be used with one or both of the processing systems illustrated in FIGS. 1A-1B, according to one or more embodiments.

(6) FIGS. 3D-3E are functionally equivalent circuit diagrams of different electrostatic chuck (ESC) types that can be used with one or both of the processing systems illustrated in FIGS. 1A-1B.

(7) FIG. 4 illustrates examples of pulsed voltage (PV) waveforms that can be established using embodiments described herein.

(8) FIGS. 5A-5C illustrate examples of pulsed voltage (PV) waveforms that can be generated using embodiments described herein.

(9) FIGS. 6A-6B illustrate example radio frequency (RF) waveforms that can be established using embodiments described herein.

(10) FIGS. 7A-7D are graphs of simulated results, for example, using edge tuning circuit configurations according to embodiments herein.

(11) FIGS. 8A-8C are diagrams illustrating processing methods that can be performed using embodiments described herein.

(12) FIGS. 9A-9D are schematic sectional views of a portion of a plasma processing system, according to one embodiment, that illustrate aspects of the methods set forth in FIGS. 8A-8C.

### DETAILED DESCRIPTION

(13) Embodiments provided herein include apparatus and methods for the plasma processing of a substrate in a processing chamber. In some embodiments, aspects of the apparatus and methods are directed to improving process uniformity across the surface of the substrate, reducing defectivity on the surface of the substrate, or both. In some embodiments, the apparatus and methods provide for improved control over the uniformity of a plasma formed over the edge of a substrate and/or the distribution of ion energies at the surface of the substrate. In some embodiments, the improved control over the plasma uniformity is used in combination with substrate handling methods, e.g., de-chucking methods, to reduce particulate-related defectivity on the surface of the substrate. In some embodiments, the improved control over the plasma uniformity is used to preferentially clean accumulated processing byproducts from portions of the edge ring during an in-situ plasma chamber cleaning process.

(14) Embodiments of the disclosure may include an apparatus and method for providing a pulsed-voltage (PV) waveform delivered from one or more pulsed-voltage (PV) generators to a plurality of electrodes within the processing chamber while biasing and clamping a substrate during a plasma process. In some embodiments, a radio frequency (RF) generated RF waveform is provided from an RF generator to one or more power electrodes within the processing chamber to establish and maintain a plasma within the processing chamber, while PV waveform(s) delivered from the one or more PV generators are configured to establish a nearly constant sheath voltage (e.g., a constant difference between the plasma potential and the substrate potential) across the surface of the substrate and surfaces of the substrate support assembly adjacent thereto. The established nearly constant sheath voltage provides a desirable ion energy distribution function (IEDF) at the surface of the substrate during the one or more plasma processing operations performed within the processing chamber.

(15) Some embodiments of the disclosure include an apparatus and method for controlling plasma uniformity, e.g., by controlling electron density in the bulk plasma over the circumferential edge region of the substrate and adjacent surfaces of the substrate support assembly relative to the center of the substrate. In some embodiments, the plasma uniformity is controlled using an edge tuning circuit to control one or a combination of a voltage amplitude ratio between an RF waveform established at an edge control electrode and an RF waveform established at the bias electrode, a current amplitude ratio between the RF waveforms at the edge control electrode and the bias electrode, and a phase difference between the RF waveforms at the respective electrodes.

(16) Beneficially, the apparatus and methods may be used alone or in combination to provide individual tuning knobs for controlling reactive neutral species concentration, ion energy and angular distribution, ion directionality and directionality uniformity and separately controlling ion flux and/or reactive neutral species uniformity across the surface of the substrate, such as at the edge of the substrate. For example, in some embodiments, ion energy, and directionality uniformity may be controlled by adjusting PV waveforms established at the edge electrode and the chucking electrode, respectively so to control the thickness profile of the plasma sheath and the shape of a sheath boundary (between the plasma sheath and the plasma) that is formed over the edge regions of the substrate and thus the energy and directionality of ions accelerated towards the substrate surface. Ion flux and/or reactive neutral species concentration uniformity may be separately controlled by adjusting the RF waveforms established at the respective electrodes. Generally, ion energy and directionality influence processing results related to ion interaction at the substrate surface, such as the etch profile in feature openings formed in the surface of the substrate, while ion flux and reactive neutral species concentration strongly influences processing rates, such as the rate of material removal from the feature openings. Thus, the ability to separately control ion energy, ion directionality, and ion flux and reactive neutral species at the processing surface provides desirable tuning parameters which may be used to optimize both the etching profiles needed for the tight tolerances for the next generation of electronic devices as well as processing throughput needed for cost-efficient manufacturing thereof.

## Plasma Processing System Examples

(17) FIGS. 1A and 1B are schematic cross-sectional views of respective processing systems **10A** and **10B** configured to perform one or more of the plasma processing methods set forth herein. FIG. 2 is a simplified schematic diagram of a processing scheme that can be used with one or both of the processing systems **10A** and **10B**. FIGS. 3A-3C are examples of edge tuning circuits **170a**, **170b**, **170c** that can be used as the edge tuning circuit **170** with one or both of the processing systems **10A** and **10B** to control and adjust plasma uniformity.

(18) In some embodiments, the processing systems **10A** and **10B** illustrated in FIGS. 1A and 1B are configured for plasma-assisted etching processes, such as a reactive ion etch (RIE) plasma processing. However, it should be noted that the embodiments described herein may be also be used with processing systems configured for use in other plasma-assisted processes, such as plasma-enhanced deposition processes, for example, plasma-enhanced chemical vapor deposition (PECVD) processes, plasma-enhanced physical vapor deposition (PEPVD) processes, plasma-enhanced atomic layer deposition (PEALD) processes, plasma treatment processing or plasma-based ion implant processing, for example, plasma doping (PLAD) processing.

(19) As shown in FIGS. 1A-1B, the processing systems **10A-10B** are configured to form a capacitively coupled plasma (CCP), where the processing chamber **100** include an upper electrode (e.g., chamber lid **123**) disposed in a processing volume **129** facing a lower electrode (e.g., the substrate support assembly **136**) also disposed in the processing volume **129**. In a typical capacitively coupled plasma (CCP) processing system, a radio frequency (RF) source (e.g., RF generator **118**) is electrically coupled to one of the upper or lower electrode delivers an RF signal configured to ignite and maintain a plasma (e.g., the plasma **101**), which is capacitively coupled to each of the upper and lower electrodes and is disposed in a processing region therebetween.

Typically, the opposing one of the upper or lower electrodes is coupled to ground or to a second RF power source. In FIGS. 1A-1B, one or more components of the substrate support assembly **136**, such as the support base **107**, is electrically coupled to a plasma generator assembly **163**, which includes the RF generator **118**, and the chamber lid **123** is electrically coupled to ground.

(20) As shown in FIGS. 1A-1B, each of the processing systems **10A** and **10B** includes a processing chamber **100**, a substrate support assembly **136**, a system controller **126**, and a plasma control scheme **18**. It is contemplated that in embodiments described herein that any one of or combination of the features, configurations, and/or structural components of the processing system **10A**, e.g., the structural components of the substrate support assembly **136** and/or electrical components of the plasma control scheme **18**, may be used in the processing system **10B**, and vice versa.

(21) The processing chamber **100** typically includes a chamber body **113** that includes the chamber lid **123**, one or more sidewalls **122**, and a chamber base **124**, which collectively define the processing volume **129**. The one or more sidewalls **122** and chamber base **124** generally include materials that are sized and shaped to form the structural support for the elements of the processing chamber **100** and are configured to withstand the pressures and added energy applied to them while a plasma **101** is generated within a vacuum environment maintained in the processing volume **129** of the processing chamber **100** during processing. In one example, the one or more sidewalls **122** and chamber base **124** are formed from a metal, such as aluminum, an aluminum alloy, or a stainless steel alloy.

(22) A gas inlet **128** disposed through the chamber lid **123** is used to deliver one or more processing gases or vapors to the processing volume **129** from a processing gas source **119** that is in fluid communication therewith. In some embodiments, the chamber lid **123** includes a showerhead (not shown), and gases or vapors are distributed into the processing volume through the showerhead. In some embodiments, the gas or vapors are delivered to the processing volume **129** using a gas inlet disposed through one of the one or more sidewalls **122** (not shown). A substrate **103** is loaded into, and removed from, the processing volume **129** through an opening (not shown) in one of the one or more sidewalls **122**, which is sealed with a slit valve (not shown) during plasma processing of the

substrate **103**.

(23) In some embodiments, a plurality of lift pins **20** movably disposed through openings formed in the substrate support assembly **136** is used to facilitate substrate transfer to and from a substrate supporting surface **105A**. In some embodiments, the plurality of lift pins **20** are disposed above and are coupled to and/or are engageable with a lift pin hoop (not shown) disposed in the processing volume **129**. The lift pin hoop may be coupled to a shaft (not shown) that sealingly extends through the chamber base **124**. The shaft may be coupled to an actuator (not shown) that is used to raise and lower the lift pin hoop. When the lift pin hoop is in a raised position, it engages with the plurality of lift pins **20** to raise the upper surfaces of the lift pins above the substrate supporting surface **105A**, lifting the substrate **103** therefrom and enabling access to a non-active (backside) surface the substrate **103** by a robot handler (not shown). When the lift pin hoop is in a lowered position, the plurality of lift pins **20** are flush with or recessed below the substrate supporting surface **105A**, and the substrate **103** rests thereon.

(24) The system controller **126**, also referred to herein as a processing chamber controller, includes a central processing unit (CPU) **133**, a memory **134**, and support circuits **135**. The system controller **126** is used to control the process sequence used to process the substrate **103**, including the substrate biasing methods described herein. The CPU **133** is a general-purpose computer processor configured for use in an industrial setting for controlling the processing chamber and sub-processors related thereto. The memory **134** described herein, which is generally non-volatile memory, may include random access memory, read-only memory, floppy or hard disk drive, or other suitable forms of digital storage, local or remote. The support circuits **135** are conventionally coupled to the CPU **133** and comprise cache, clock circuits, input/output subsystems, power supplies, and the like, and combinations thereof. Software instructions (program) and data can be coded and stored within the memory **134** for instructing a processor within the CPU **133**. A software program (or computer instructions) readable by CPU **133** in the system controller **126** determines which tasks are performable by the components in the processing system **10A** and/or **10B**.

(25) Typically, the program, which is readable by CPU **133** in the system controller **126**, includes code, which, when executed by the processor (CPU **133**), performs tasks relating to the plasma processing schemes described herein. The program may include instructions that are used to control the various hardware and electrical components within the processing system **10A** and/or **10B** to perform the various process tasks and various process sequences used to implement the methods described herein. In one embodiment, the program includes instructions that are used to perform one or more of the operations described below in relation to FIGS. **7** and **8A-8B**.

(26) The plasma control scheme **188** illustrated in FIGS. **1A-1B** generally includes a plasma generator assembly **163**, a first pulsed voltage (PV) source assembly **196** for establishing a first PV waveform at a bias electrode **104**, and a second PV source assembly **197** for establishing a second PV waveform at an edge control electrode **115**. In some embodiments, the plasma generator assembly **163** delivers an RF signal to the support base **107** (e.g., power electrode or cathode), which may be used to generate (maintain and/or ignite) a plasma **101** in a processing region disposed between the substrate support assembly **136** and the chamber lid **123**. In some embodiments, the RF generator **118** is configured to deliver an RF signal having a frequency that is greater than 400 kHz, such as an RF frequency of about 1 MHz or more, or about 2 MHz or more, such as about 13.56 MHz or more, about 27 MHz or more, about 40 MHz or more, or, for example, between about 30 MHz and about 200 MHz, such as between about 30 MHz and about 160 MHz, between about 30 MHz and about 120 MHz, or between about 30 MHz and about 60 MHz.

(27) In some embodiments, the plasma control scheme **188** further includes an edge tuning circuit **170**, which may be used to adjust one or more characteristics of the plasma **101** formed between the substrate support assembly **136** and the chamber lid **123**. In some embodiments, the edge tuning circuit **170** may be used to adjust a density of the portion of the plasma **101** formed over a

circumferential edge of a substrate **103** disposed on the substrate support assembly **136** relative to a density of the portion of the plasma **101** formed over the surface of the center of the substrate **103**. Generally, as used herein, the plasma density refers to the number of free electrons in the bulk plasma per unit volume, (e.g., number of free electrons/cm.<sup>sup.3</sup>), which in some embodiments may be in the range of about 10.<sup>sup.8</sup> cm.<sup>sup.-3</sup> to about 10.<sup>sup.11</sup> cm.<sup>sup.-3</sup>. The edge tuning circuit **170** enables the manipulation of one or more characteristics of the RF power used to maintain the plasma **101** in the region over the edge of the substrate support assembly **136** relative to the RF power used to maintain the plasma **101** in the region over the center portion of the substrate support assembly **136**. For example, the edge tuning circuit **170** may be used to adjust one or more of the voltage, current, and/or phase of the RF power at the edge of the substrate support assembly **136** relative to the RF power in the center region **103A** of the substrate support assembly **136**.

(28) As discussed further below, the edge tuning circuit **170** may be electrically coupled to an edge control electrode **115** disposed in the substrate support assembly **136**. In some embodiments, an RF signal used to ignite and/or maintain the plasma **101** is delivered from the plasma generator assembly **163** to the support base **107**, which is capacitively coupled to the edge control electrode **115** through a layer of dielectric material disposed therebetween. The edge tuning circuit **170** may be used to adjust one or more characteristics of the RF power used to maintain the plasma in the region over the edge control electrode **115**, e.g., by adjusting the voltage, current, and/or the phase of the RF power at the edge control electrode **115** relative to the RF power provided to the support base **107**.

(29) In some embodiments, the differences between the voltages, currents, and/or phases of the RF power used to ignite and/or maintain the plasma in the regions over the edge control electrode **115** and the bias electrode **104** are determined and/or monitored by measuring or determining the respective voltages, currents, and/or phases of the RF power at the edge control electrode **115** and/or the bias electrode **104**. In some embodiments, one or more characteristics of the RF power at the edge control electrode **115** and/or the bias electrode **104** are measured and/or determined using the signal detection module **187** described below.

(30) As discussed above, in some embodiments, the plasma generator assembly **163**, which includes an RF generator **118** and an RF match assembly **160**, is generally configured to deliver a desired amount of a continuous wave (CW) or pulsed RF power at a desired substantially fixed sinusoidal waveform frequency to a support base **107** of the substrate support assembly **136** based on control signals provided from the system controller **126**. During processing, the plasma generator assembly **163** is configured to deliver RF power (e.g., an RF signal) to the support base **107** disposed proximate to the substrate support **105** and within the substrate support assembly **136**. The RF power delivered to the support base **107** is configured to ignite and maintain a processing plasma **101** of processing gases disposed within the processing volume **129**.

(31) In some embodiments, the support base **107** is an RF electrode that is electrically coupled to the RF generator **118** via an RF matching circuit **162** and a first filter assembly **161**, which are both disposed within the RF match assembly **160**. The first filter assembly **161** includes one or more electrical elements that are configured to substantially prevent a current generated by the output of a PV waveform generator **150** from flowing through an RF power delivery line **167** and damaging the RF generator **118**. The first filter assembly **161**, acts as a high impedance (e.g., high Z) to the PV signal generated from a PV pulse generator **P1** within the PV waveform generator **150** and thus inhibits the flow of current to the RF matching circuit **162** and RF generator **118**.

(32) In some embodiments, the RF match assembly **160** and RF generator **118** are used to ignite and maintain a processing plasma **101** using the processing gases disposed in the processing volume **129** and fields generated by the RF power (RF signal) delivered to the support base **107** by the RF generator **118**. The processing volume **129** is fluidly coupled to one or more dedicated vacuum pumps through a vacuum outlet **120**, which maintain the processing volume **129** at sub-

atmospheric pressure conditions and evacuate processing and/or other gases, therefrom. In some embodiments, the substrate support assembly **136**, disposed in the processing volume **129**, is disposed on a support shaft **138** that is grounded and extends through the chamber base **124**. However, in some embodiments, the RF match assembly **160** is configured to deliver an RF power to the bias electrode **104** disposed in the substrate support **105** versus the support base **107**.

(33) In some embodiments, the edge tuning circuit **170** is used to control and/or adjust one or more characteristics of an RF waveform established at the edge control electrode **115** (e.g., the second RF waveform **602** illustrated in FIG. 6) relative to one or more characteristics of an RF waveform established at the bias electrode **104**, (e.g., the first RF waveform **601** illustrated in FIG. 6). In some embodiments, such as shown in FIGS. 1A and 2, the edge tuning circuit **170** is electrically coupled between the edge control electrode **115** and ground. In other embodiments, such as shown in FIG. 1B and as shown in phantom in FIG. 2, the edge tuning circuit **170** may be electrically coupled between the edge control electrode **115** and the plasma generator assembly **163** and is thus electrically coupled between the edge control electrode **115** and the support base **107**.

(34) The substrate support assembly **136**, as briefly discussed above, generally includes the substrate support **105** (e.g., ESC substrate support) and support base **107**. In some embodiments, the substrate support assembly **136** can additionally include an insulator plate **111** and a ground plate **112**, as is discussed further below. The support base **107** is electrically isolated from the chamber base **124** by the insulator plate **111**, and the ground plate **112** is interposed between the insulator plate **111** and the chamber base **124**. The substrate support **105** is thermally coupled to and disposed on the support base **107**. In some embodiments, the support base **107** is configured to regulate the temperature of the substrate support **105**, and the substrate **103** disposed on the substrate support **105**, during substrate processing. In some embodiments, the support base **107** includes one or more cooling channels (not shown) disposed therein that are fluidly coupled to, and in fluid communication with, a coolant source (not shown), such as a refrigerant source or water source having a relatively high electrical resistance. In some embodiments, the substrate support **105** includes a heater (not shown), such as a resistive heating element embedded in the dielectric material thereof. Herein, the support base **107** is formed of a corrosion-resistant thermally conductive material, such as a corrosion-resistant metal, for example, aluminum, an aluminum alloy, or a stainless steel, and is coupled to the substrate support with an adhesive or by mechanical means.

(35) Typically, the substrate support **105** is formed of a dielectric material, such as a bulk sintered ceramic material, such as a corrosion-resistant metal oxide or metal nitride material, for example, aluminum oxide ( $\text{Al}_2\text{O}_3$ ), aluminum nitride (AlN), titanium oxide (TiO), titanium nitride (TiN), yttrium oxide ( $\text{Y}_2\text{O}_3$ ), mixtures thereof, or combinations thereof. In embodiments herein, the substrate support **105** further includes the bias electrode **104** embedded in the dielectric material thereof. In some embodiments, one or more characteristics of the RF power used to maintain the plasma **101** in the processing region over the bias electrode **104** are determined and/or monitored by measuring an RF waveform established at the bias electrode **104** (e.g., the first RF waveform **601** in FIG. 6). Typically, the first RF waveform **601** is established by delivering an RF signal from the plasma generator assembly **163** to the substrate support **105**, which is capacitively coupled to the bias electrode **104** through a dielectric material layer **105C** (FIG. 1C) disposed therebetween.

(36) In one configuration, the bias electrode **104** is a chucking pole used to secure (i.e., chuck) the substrate **103** to the substrate supporting surface **105A** of the substrate support **105** and to bias the substrate **103** with respect to the processing plasma **101** using one or more of the pulsed-voltage biasing schemes described herein. Typically, the bias electrode **104** is formed of one or more electrically conductive parts, such as one or more metal meshes, foils, plates, or combinations thereof.

(37) In some embodiments, the bias electrode **104** is electrically coupled to a clamping network

**116**, which provides a chucking voltage thereto, such as static DC voltage between about  $-5000$  V and about  $5000$  V, using an electrical conductor, such as the coaxial power delivery line **106** (e.g., a coaxial cable). As will be discussed further below, the clamping network **116** includes bias compensation circuit elements **116A**, a DC power supply **155**, and a bias compensation module blocking capacitor, which is also referred to herein as the blocking capacitor C.sub.5. The blocking capacitor C.sub.5 is disposed between the output of a pulsed voltage (PV) waveform generator **150** and the bias electrode **104**.

(38) Referring to FIGS. **1A** and **1B**, the substrate support assembly **136** may further include the edge control electrode **115** that is positioned below the edge ring **114** and surrounds the bias electrode **104** and/or is disposed a distance from a center of the bias electrode **104**. In general, for a processing chamber **100** that is configured to process circular substrates, the edge control electrode **115** is annular in shape, is made from a conductive material, and is configured to surround at least a portion of the bias electrode **104**. In some embodiments, such as shown in FIG. **1A**, the edge control electrode **115** is positioned within a region of the substrate support **105**. In some embodiments, as illustrated in FIG. **1A**, the edge control electrode **115** includes a conductive mesh, foil, and/or plate that is disposed a similar distance (i.e., Z-direction) from the edge ring **114** as the bias electrode **104** from the substrate supporting surface **105A** of the substrate support **105**. In some other embodiments, such as shown in FIG. **1B**, the edge control electrode **115** includes a conductive mesh, foil, and/or plate that is positioned on or within a region of a dielectric pipe **110**, which surrounds at least a portion of the bias electrode **104** and/or the substrate support **105**. The dielectric pipe **110** can be made of various insulators, such as aluminum oxide, aluminum nitride, or quartz. In some embodiments, the dielectric pipe **110** can include several parts made of same or different materials. Alternately, in some other embodiments (not shown), the edge control electrode **115** is positioned within or is coupled to the edge ring **114**, which is disposed on and adjacent to the substrate support **105**.

(39) The edge control electrode **115** is generally positioned so that when used with the edge tuning circuit **170** and/or biased using the pulsed biasing scheme **140** (FIG. **1**), due to its position relative to the substrate **103**, it can affect or alter a portion of the generated plasma **101** that is over or outside of the circumferential edge of the substrate **103**. In some embodiments, the edge tuning circuit **170**, electrically coupled to the edge control electrode **115**, may be used to manipulate one or more characteristics of the RF power used to ignite and/or maintain the plasma in the processing region **129A** over the edge control electrode **115**. For example, in some embodiments, the edge tuning circuit **170** may be used to adjust and/or manipulate one or more of the voltage, current, phase, and/or delivered power of the RF power used to ignite and/or maintain the plasma **101** in the processing region disposed between the edge control electrode **115** and the chamber lid **123**.

(40) In some embodiments, one or more characteristics of the RF power used to maintain the plasma **101** in the processing region over the edge control electrode **115** are determined and/or monitored by measuring one or more differences between the second RF waveform **602** and the first RF waveform **601** respectively established at the edge control electrode **115** and the bias electrode **104**. In some embodiments, the differences in the one or more characteristics of the second RF waveform **602** and the first RF waveform **601** may be manipulated by use of the edge tuning circuit **170** to adjust the plasma density in the region over the circumferential edge of the substrate **103**. Thus, the edge tuning circuit **170** may be beneficially used to control of the generation of activated species in the bulk plasma, which enables fine control over the ion and/or radical flux at the edge of the substrate **103** (edge region **103B**) relative to the center region **103A** of the substrate **103**.

(41) The edge control electrode **115** can be biased by use of a PV waveform generator **150** that is different from the PV waveform generator **150** that is used to bias the bias electrode **104**. In some embodiments, the edge control electrode **115** can be biased by use of a PV waveform generator **150** that is also used to bias the bias electrode **104** by splitting part of the power to the edge control

electrode **115**. In one configuration, a first PV waveform generator **150** of the first PV source assembly **196** is configured to bias the bias electrode **104**, and a second PV waveform generator **150** of a second PV source assembly **197** is configured to bias the edge control electrode **115**.

(42) In some embodiments, one or more characteristics of the generated RF power are measured and/or determined by use of a signal detection module **187** that is communicatively coupled to the system controller **126**. The signal detection module **187** is generally configured to receive electrical signals from electrical signal traces (not shown) that are electrically coupled to various components within the processing systems **10A** and **10B**, e.g., at nodes N. The signal detection module **187** may include a plurality of input channels **172** each configured to receive an electrical signal from a corresponding electrical signal trace and a data acquisition module **169**. The received electrical signals can include, without limitation, one or more characteristics of the RF signal delivered to the support base **107**, the RF waveforms established at one or both of the bias electrode **104** and the edge control electrode **115**, the pulsed voltage (PV) waveforms established at one or both of the bias electrode **104** and the edge control electrode **115**, and the chucking voltages delivered to one or both of the bias electrode **104** and the edge control electrode **115**. In some embodiments, the data acquisition module **169** is configured to generate a control signal that is used to automatically control one or more characteristics of the RF signal, RF waveforms, PV waveforms, and/or chucking voltages during substrate processing. In some embodiments, desired changes in the one or more characteristics are communicated to the signal detection module **187** by the system controller and the data acquisition module **169** may be used to implement the desired change.

(43) In some embodiments and as shown, the second PV source assembly **197** includes a clamping network **116** that is electrically coupled to the edge control electrode **115** using an electrical conductor, such as the coaxial power delivery line **106** (e.g., a coaxial cable). The clamping network **116** can be used to deliver a static DC voltage, such as between about -5000 V and about 5000 V, to the edge control electrode and may include one or more bias compensation circuit elements **116A**, a DC power supply **155**, and a blocking capacitor C.sub.5. The blocking capacitor C.sub.5 is disposed between the output of a pulsed voltage (PV) waveform generator **150** and the edge control electrode **115**. Here, the clamping network **116** of the second PV source assembly **197** is independently controllable from the clamping network **116** of the first PV source assembly **196**. The clamping network **116** of the second PV source assembly **197** can be used to deliver a clamping voltage to the edge control electrode that is the same or is different from the clamping voltage delivered to the bias electrode to provide for an additional process tuning knob.

(44) In some embodiments, the processing chamber **100** further includes the dielectric pipe **110**, or collar, that at least partially circumscribes portions of the substrate support assembly **136**. The dielectric pipe **110** provides dielectric barrier between the RF hot substrate support assembly **136** and a grounded liner **108**, and also protects the substrate support **105** and/or the support base **107** from contact with corrosive processing gases or plasma, cleaning gases or plasma, or byproducts thereof. Typically, the dielectric pipe **110**, the insulator plate **111**, and the ground plate **112** are circumscribed by a liner **108**. In some embodiments, a plasma screen **109** is positioned between the cathode liner **108** and the sidewalls **122** to prevent plasma from forming in a volume underneath the plasma screen **109** between the liner **108** and the one or more sidewalls **122**.

#### Substrate Support Assembly Configurations

(45) FIG. 1C is a close-up view of a portion of the substrate support assembly **136** shown in FIG. 1A and includes a simplified electrical schematic representation of the electrical characteristics of the various structural elements within one or more embodiments of the substrate support assembly **136**. The simplified electrical schematic representation illustrated in FIG. 1C is equally applicable to the corresponding structural elements of the substrate support assembly **136** depicted in FIG. 1B. Here, the substrate support assembly **136** is configured as an electrostatic chuck (ESC) and may be either one of a Coulombic type ESC or a Johnsen-Rahbek type ESC. A simplified equivalent circuit model **191** for a Coulombic ESC and a Johnsen-Rahbek ESC are illustrated in FIGS. 3D and 3E,



respectively, and discussed below. Generally, in either ESC configuration of substrate support assembly **136**, the substrate **103** is secured to the substrate support **105** by providing a potential between the substrate **103** and a chucking electrode, which results in an electrostatic attraction force therebetween. In one embodiment, the bias electrode **104** is used as a chucking electrode in addition to facilitating to the pulsed voltage (PV) waveform biasing schemes described herein. (46) As shown, the substrate support assembly **136** includes the substrate support **105**, the support base **107**, the insulator plate **111**, and the ground plate **112**, which will each be discussed in turn. The substrate support **105** provides a substrate supporting surface **105A** that is formed of a dielectric material and includes the bias electrode **104** embedded in the dielectric material. The bias electrode **104** functions as a chucking electrode and is spaced apart from a substrate support surface **105A**, and thus the substrate **103**, by the first dielectric material layer **105B**, and from the support base **107**, by a second dielectric material layer **105C**.

(47) In some embodiments, the ESC configuration may be used to secure the substrate **103** to the substrate support **105** in a relatively low-pressure (e.g., ultra-high vacuum) processing environment. In some embodiments, it may be desirable to heat and/or cool the substrate **103** during processing to maintain the substrate at a desired processing temperature. In those embodiments, the substrate support assembly **136** may be configured to maintain the substrate **103** at the desired temperature by heating or cooling the substrate support **105**, and thus the substrate **103** disposed thereon. Often, in those embodiments, the substrate supporting surface **105A** is patterned to have raised portions (e.g., mesas) that contact the substrate **103** and recessed portions that define a gap region **105D** with the substrate **103**. During substrate processing, an inert gas, e.g., helium, may be delivered to the gap region **105D**, to improve heat transfer between the substrate supporting surface **105A** and the substrate **103** disposed thereon.

(48) The bias electrode **104** (chucking electrode) is electrically coupled to a DC power supply **155** (described above in FIGS. **1A-1B**), which is configured to provide a potential between the substrate **103** and the bias electrode **104** and thus generate an electrostatic attraction (chucking force) therebetween. The substrate support assembly **136** may be configured as either one of a Coulombic ESC or Johnsen-Rahbek ESC, where the Johnsen-Rahbek type ESC may provide higher chucking forces and use a lower chucking voltage when compared to the Coulombic type ESC. In the Coulombic ESC, the dielectric material selected for the first dielectric material layer **105B** will typically have a higher electrical resistance than a dielectric material selected for a Johnsen-Rahbek ESC resulting in the differences in the simplified functionally equivalent circuit models **191a**, **191b** illustrated in FIGS. **3C** and **3E** respectively.

(49) In the simplest case, e.g., the circuit model **191a** for the Coulombic ESC shown in FIG. **3D**, the first dielectric layer **105B** is formed of a dielectric material assumed to function as an insulator, e.g., having an infinite resistance  $R_{sub.JR}$ , and the functionally equivalent circuit model **191a** thus includes a direct capacitance  $C_{sub.1}$  between the bias electrode **104** and the substrate **103** through the first dielectric layer **105B**. In some embodiments of the Coulombic ESC, the dielectric material and thickness  $T_{sub.DL1}$  of the first dielectric material layer **105B** are selected so that the capacitance  $C_{sub.1}$  is between about 5 nF and about 100 nF, such as between about 7 and about 20 nF. For example, the dielectric material layer **105B** may be formed of a ceramic material (e.g., aluminum oxide ( $Al_{sub.2}O_{sub.3}$ ), etc.) and have a thickness  $T_{sub.DL1}$  between about 0.1 mm and about 1 mm, such as between about 0.1 mm and about 0.5 mm, for example, about 0.3 mm.

(50) In the more complex case, such as illustrated in the circuit model **191b** of the Johnsen-Rahbek ESC shown in FIG. **3E**, the circuit model **191b** includes a capacitance  $C_{sub.1}$  that is coupled in parallel with a dielectric material resistance  $R_{sub.JR}$  and gap capacitance  $C_{sub.JR}$ . Typically, in a Johnsen-Rahbek ESC, the dielectric material layer **105B** is considered “leaky,” in that it is not a perfect insulator and has some conductivity, since, for example, the dielectric material may be a doped aluminum nitride (AlN) having a permittivity ( $\epsilon$ ) of about 9. As with the circuit model **191a** for the Coulombic ESC shown in FIG. **3D**, there is a direct capacitance  $C_{sub.1}$  between the bias

electrode **104** and the substrate **103** through the dielectric material layer **105B** and the gap region **105D** filled with helium. The volume resistivity of the dielectric layer within a Johnsen-Rahbek ESC is less than about  $10 \times 10^{12}$  ohm-cm ( $\Omega$ -cm), or less than about  $10 \times 10^{10}$   $\Omega$ -cm, or even in a range between  $10 \times 10^8$   $\Omega$ -cm and  $10 \times 10^{12}$   $\Omega$ -cm, and thus the dielectric material layer **105B** can have a dielectric material resistance  $R_{\text{sub.JR}}$  in a range between  $10 \times 10^6$ - $10 \times 10^{11}$   $\Omega$ s. In the model **191b** of FIG. 3E, a gap capacitance  $C_{\text{sub.JR}}$  is used to account for the gas-containing gap regions **105D** between the substrate **103** and substrate support surface **105A**. It is expected that the gap capacitance  $C_{\text{sub.JR}}$  has a capacitance a bit larger than the capacitance  $C_{\text{sub.1}}$ . Referring back to FIG. 1C, the electrical schematic representation of the circuit formed within the substrate support assembly **136** includes a support base dielectric layer capacitance  $C_{\text{sub.2}}$ , which represents the capacitance of the second dielectric material layer **105C**. In some embodiments, the thickness of the portion of the second dielectric material layer **105C** is greater than the thickness of the first dielectric material layer **105B**. In some embodiments, the dielectric materials used to form the dielectric layers on either side of the biasing electrode are the same material and form the structural body of the substrate support **105**. In one example, the thickness of the second dielectric material layer **105C** (e.g.,  $\text{Al}_{\text{sub.2O}_{\text{sub.3}}}$  or AlN), as measured in a direction extending between the support base **107** and the bias electrode **104**, is greater than 1 mm, such as having a thickness between about 1.5 mm and about 100 mm. The support base dielectric layer capacitance  $C_{\text{sub.2}}$  will typically have a capacitance between about 0.5 and about 10 nanofarads (nF).

(51) The electrical schematic representation of the circuit formed within the substrate support assembly **136**, as shown in FIG. 1C, also includes a support base resistance  $R_{\text{sub.P}}$ , an insulator plate capacitance  $C_{\text{sub.3}}$ , and ground plate resistance  $R_{\text{sub.G}}$  that is coupled to ground on one end. Since the support base **107** and ground plate **112** are typically formed from a metal material, the support base resistance  $R_{\text{sub.P}}$  and ground plate resistance  $R_{\text{sub.G}}$  are quite low, such as less than a few milliohms. The insulator plate capacitance  $C_{\text{sub.3}}$  represents the capacitance of the dielectric layer positioned between the bottom surface of the support base **107** and the top surface of the ground plate **112**. In one example, the insulator plate capacitance  $C_{\text{sub.3}}$  has a capacitance between about 0.1 and about 1 nF.

#### Biasing and Edge Control Schemes

(52) FIG. 2 is a simplified schematic diagram of a biasing and edge control scheme that can be used with one or both of the processing systems **10A-10B** illustrated in FIGS. 1A and 1B. As shown in FIG. 2, the RF generator **118** and PV waveform generators **150** are configured to deliver an RF waveform and pulsed-voltage waveforms, respectively, to one or more electrodes disposed within the processing volume **129** of the processing chamber **100**. In one embodiment, the RF generator **118** and PV waveform generators **150** are configured to simultaneously deliver an RF waveform and pulsed-voltage waveform(s) to one or more electrodes disposed within the substrate support assembly **136**.

(53) As discussed above, the edge tuning circuit **170** is generally configured to control the uniformity of a plasma formed between the chamber lid **123** and the substrate support assembly **136**, e.g., by controlling the plasma density (i.e., the free electron density in the bulk plasma) over the circumferential edge of the substrate **103**. In some embodiments, as shown in FIG. 1A, and FIG. 2, the edge tuning circuit **170** is electrically coupled between the edge control electrode **115** (edge biasing electrode) and ground. In other embodiments, as shown in FIGS. 1B and 1n phantom in FIG. 2, the edge tuning circuit **170** is electrically coupled between the edge control electrode **115** and the plasma generator assembly **163**, e.g., between the edge control electrode **115** and the RF match assembly **160**.

(54) In some embodiments, the edge tuning circuit **170** is configured as a resonant circuit that includes an inductor and a capacitor (e.g., an LC circuit) that may be used to adjust the voltage, current, and/or phase of the RF power used to maintain the plasma in the region over the edge control electrode. Example electrical circuits **170a**, **170b**, **170c**, which may be used as the edge

tuning circuit **170** in any one of the embodiments described herein, are illustrated in FIGS. 3A-3C. It should be noted that in FIGS. 3A and 3B, the edge tuning circuits **170a**, **170b** are shown as electrically coupled between the power delivery line **158** and ground, such as between the edge control electrode **115** and ground, as shown in FIG. 1A. However, it is contemplated that the example edge tuning circuits **170a**, **170b** illustrated in FIGS. 3A and 3B may also be electrically coupled between the power delivery line **158** and the plasma generator assembly **163** (shown in phantom), such as between the edge control electrode **115** and the RF match assembly **160**, as shown in FIG. 1B. In some other embodiments, the edge tuning circuits **170** may be electrically coupled to the power delivery line **158**, the plasma generator assembly **163**, and ground at the same time, such as the edge tuning circuit **170c** shown in FIG. 3C

(55) In one embodiment, shown in FIG. 3A, the edge tuning circuit **170a** includes an inductor L.sub.2 and a variable capacitor C.sub.7 arranged in parallel (i.e., a parallel LC resonant circuit). In another embodiment, shown in FIG. 3B, the edge tuning circuit **170b** includes an inductor L.sub.2 and variable capacitor C.sub.7 arranged in series (i.e., a serial LC resonant circuit). In another embodiment, shown in FIG. 3C, the edge tuning circuit **170c** includes an inductor L.sub.2 and the variable capacitor C.sub.8 arranged in series (i.e., a serial LC resonant circuit) between the power delivery line **158** and the plasma generator assembly **163** (i.e., between the edge control electrode **115** and the RF match assembly **160**) and a second variable capacitor C.sub.7 arranged in series between the power delivery line **158** and ground.

(56) In some embodiments, one or both of the variable capacitors C.sub.7 or C.sub.8 are adjustable from at least about 50 pF to about 500 pF, such as from at least about 50 pF to at least about 200 pF, or at least about 20 pF to about at least 250 pF.

(57) The type of LC resonant circuit, e.g., parallel or serial or other structures, selected for the edge tuning circuit **170** may depend on the mechanical dimensions of the substrate support assembly **136**, and the resulting electrical couplings between the conductive parts or electrodes, such as the edge ring, the edge electrode, the baseplate, the wafer electrode, the wafer, and the ground plate.

(58) In some embodiments, the type of LC resonant circuit can be selected based on the desired ability to control the plasma density distribution that can be achieved by adjusting one or more parameters of the LC resonant circuit so that one or more characteristics of the second RF waveform **602** (FIG. 6) established at the edge control electrode **115**, relative to the one or more characteristics of the first RF waveform **601** established at the bias electrode **104**, can be adjusted. Simulated results of different control characteristics that can be achieved for exemplary edge tuning circuits **170** are described below in FIGS. 7A-7D.

(59) Referring back to FIG. 2, in one non-limiting example, the RF generator **118** and a PV waveform generator **150** are configured to deliver an RF waveform and pulsed-voltage waveform to the support base **107** and bias electrode **104**, respectively, which are both disposed in the substrate support assembly **136**. In another example, the RF generator **118**, a first PV waveform generator **150**, and a second PV waveform generator **150** are configured to deliver an RF waveform, a first pulsed-voltage waveform and a second pulsed-voltage waveform to the support base **107**, the bias electrode **104**, and the edge control electrode **115**, respectively, which are all disposed in the substrate support assembly **136**.

(60) As illustrated in FIG. 2, the RF generator **118** is configured to provide a sinusoidal RF waveform (RF signal) to one or more electrodes disposed in the chamber body **113** by delivering the RF signal, which includes the sinusoidal RF waveforms, here the RF waveforms **601**, **602** (FIGS. 6A-6B), through the RF (plasma) match assembly **160**, which includes the RF matching circuit **162** and the first filter assembly **161**. Additionally, each of the PV waveform generators **150** are configured to provide a PV waveform, which typically includes a series of voltage pulses (e.g., sub-microsecond voltage pulses, including nanosecond voltage pulses), to the one or more electrodes disposed in the chamber body **113** by establishing a PV waveform at the bias electrode **104** or the edge electrode **115** through the second filter assembly **151**. The components within the

clamping network **116** can be optionally positioned between each PV waveform generator **150** and the second filter assembly **151**. Examples of PV waveforms **401a-c** that can be provided by the each of the PV waveform generators **150** are shown in FIGS. 5A-5C. An example of a PV waveform **401** that can be established at the bias electrode **104** and/or edge control electrode **115** is shown in FIG. 4.

(61) During processing, a PV waveform is provided to the bias electrode **104** by the PV waveform generator **150** of the first PV source assembly **196** and a PV waveform is provided to the edge control electrode **115** by the PV waveform generator **150** of the second PV source assembly **197**. The pulsed voltage waveforms provided to the load (e.g., the complex load **130** shown in FIGS. 3D-3E) disposed within the processing chamber **100**. The PV waveform generators **150** are coupled to the bias electrode **104** and the edge control electrode **115** through the respective power delivery lines **157** and **158**. The overall control of the delivery of the PV waveform from each of the PV waveform generators **150** is controlled by use of signals provided from the system controller **126**.

(62) In one embodiment, the PV waveform generators **150** are configured to output a periodic voltage function at time intervals of a predetermined length, for example, by use of a signal from a transistor—transistor logic (TTL) source (not shown). The periodic voltage function generated by the transistor—transistor logic (TTL) source can be two-states DC pulses between a predetermined negative or positive voltage and zero. In one embodiment, a PV waveform generator **150** is configured to maintain a predetermined, substantially constant negative voltage across its output (i.e., to ground) during regularly recurring time intervals of a predetermined length, by repeatedly closing and opening one or more switches at a predetermined rate. In one example, during a first phase of a pulse interval a first switch is used to connect a high voltage supply to the bias electrode **104**, and during a second phase of the pulse interval a second switch is used to connect the bias electrode **104** to ground. In another embodiment, the PV waveform generator **150** is configured to maintain a predetermined, substantially constant positive voltage across its output (i.e., to ground) during regularly recurring time intervals of a predetermined length, by repeatedly closing and opening its internal switch (not shown) at a predetermined rate.

(63) In one configuration, during a first phase of a pulse interval a first switch is used to connect the bias electrode **104** to ground, and during a second phase of the pulse interval a second switch is used to connect a high voltage supply to the bias electrode **104**. In an alternate configuration, during a first phase of a pulse interval a first switch is positioned in an open state, such that the bias electrode **104** is disconnected from the high voltage supply and the bias electrode **104** is coupled to ground through an impedance network (e.g., inductor and resistor connected in series). Then, during a second phase of the pulse interval, the first switch is positioned in a closed state to connect the high voltage supply to the bias electrode **104**, while the bias electrode **104** remains coupled to ground through the impedance network.

(64) The PV waveform generators **150** may include a PV generator and one or more electrical components, such as but not limited to high repetition rate switches (not shown), capacitors (not shown), inductors (not shown), fly back diodes (not shown), power transistors (not shown) and/or resistors (not shown), which are configured to provide a PV waveform to an output. An actual PV waveform generator **150**, which can be configured as a nanosecond pulse generator, may include any number of internal components.

(65) A power delivery line **157** electrically connects the output of the PV waveform generator **150** of the first PV source assembly **196** to an optional filter assembly **151** and the bias electrode **104**. While the discussion below primarily discusses the power delivery line **157** of the first PV source assembly **196**, which is used to couple a PV waveform generator **150** to the bias electrode **104**, the power delivery line **158** of the second PV source assembly **197**, which couples a PV waveform generator **150** to the edge control electrode **115**, will include the same or similar components. The electrical conductor(s) within the various parts of the power delivery line **157** may include: (a) one or a combination of coaxial cables, such as a flexible coaxial cable that is connected in series with a

rigid coaxial cable, (b) an insulated high-voltage corona-resistant hookup wire, (c) a bare wire, (d) a metal rod, (e) an electrical connector, or (f) any combination of electrical elements in (a)-(e). The optional filter assembly **151** includes one or more electrical elements that are configured to substantially prevent a current generated by the output of the RF generator **118** from flowing through the power delivery line **157** and damaging the PV waveform generator **150**. The optional filter assembly **151** acts as a high impedance (e.g., high Z) to the RF signal generated by the RF generator **118**, and thus inhibits the flow of current to the PV waveform generator **150**.

(66) In some embodiments, as shown in FIGS. **1A-1B**, the PV waveform generator **150** of the first PV source assembly **196** is configured to provide a pulsed voltage waveform signal to the bias electrode **104**, and eventually the complex load **130** (FIGS. **3D-3E**), by delivering the generated pulsed voltage waveforms through the blocking capacitor C.sub.5, the filter assembly **151**, the power delivery line **157**, and capacitance C.sub.1 (FIG. **1C**). In some embodiments, the plasma control scheme **188** may further include a blocking resistor (not shown) positioned within the components connecting the clamping network **116** to a point within the power delivery line **157**. The main function of the blocking capacitor C.sub.5 is to protect the PV waveform generator **150** from the DC voltage produced by the DC power supply **155**, which thus drops across blocking capacitor C.sub.5 and does not perturb the output of the PV waveform generator **150**. The purpose of the blocking resistor in the clamping network **116** is to block the pulsed voltage generated by the PV waveform generator **150** enough to minimize the current it induces in the DC power supply **155**.

#### Waveform Examples

(67) FIG. **4** illustrates an example of a PV waveform **401** that can be established at the bias electrode **104** and a PV waveform **402** established at the substrate **103** due to the delivery of the PV waveform **401** to the bias electrode **104**. The PV waveform **401** is based on a PV waveform **401a** (FIG. **5A**) generated by the PV waveform generator **150** electrically coupled to the bias electrode **104**. The PV waveforms **401**, **402** can also represent PV waveforms established at the edge control electrode **115** and the edge ring **114**, respectively.

(68) Here, the PV waveform **401** is established at the bias electrode **104** and/or edge control electrode **115** by use of the PV waveform generator **150** within the respective PV source assembly **196**, **197** and a DC voltage source **155** of the corresponding clamping network **116**. Turning to FIG. **4**, the output of the PV waveform generator **150**, which can be controlled by a setting in a plasma processing recipe stored in the memory of the controller **126**, establishes the PV waveform **401**, which includes a peak-to-peak voltage V.sub.PP referred to herein as the pulse voltage level V.sub.PP. Here, the PV waveform **402**, which is the waveform seen by the substrate **103** due to establishing the PV waveform **401** at the bias electrode **104**, is characterized as including a sheath collapse and recharging phase **450** (or for simplicity of discussion, the sheath collapse phase **450**) that extends between point **420** and point **421**, a sheath formation phase **451** that extends between point **421** and point **422**, and an ion current phase **452** that extends between point **422** and back to the start at point **420** of the next sequentially established pulse voltage waveform period. The sheath collapse phase **450** generally includes a time period where the capacitance of the sheath is discharged and the substrate potential is brought to the level of the local plasma potential **433**.

(69) Depending on the desired plasma processing conditions, it may be desirable to control and set at least the PV waveform characteristics, such as PV waveform frequency ( $1/T_{sub.P}$ ), pulse voltage level V.sub.PP, pulse voltage on-time, and/or other parameters of the PV waveform **401** to achieve desirable plasma processing results on a substrate **103**. In one example, pulse voltage (PV) on-time, which is defined as the ratio of the ion current time period (e.g., time between point **422** and the subsequent point **420** in FIG. **4**) and the waveform period T.sub.P, is greater than 50%, or greater than 70%, such as between 80% and 95%.

(70) In some embodiments, the PV waveform generator **150** is configured to provide a PV waveform **401a** having a generally constant negative voltage during the second portion **406**, as

shown in FIGS. 4 and 5A. In some embodiments, due to the ion current (I.sub.i) depositing a positive charge on the substrate surface during the ion current phase 452, the voltage at the substrate surface will increase over time, as seen by the positive slope of the line between points 422 and 420 (FIG. 4). The voltage increase over time at the substrate surface will reduce the sheath voltage and result in a spread of the ion energy distribution. Therefore, it is desirable to control and set at least the PV waveform frequency (1/T.sub.P), where T.sub.P is the PV waveform period (FIG. 5A)) to minimize the effects of the reduction in the sheath voltage and spread of the ion energy distribution.

(71) FIGS. 5A-5C illustrate respective PV waveforms 401a-c that can be used to establish a PV waveform at the biasing electrode 104 or edge control electrode 115 electrically coupled to the PV waveform generators. The PV waveforms 401a-c are representative of pulse voltage waveforms established at a node connected to the input of the clamping network 116, and thus may differ from the corresponding pulse voltage waveforms that are established at substrate 103 or edge ring 114. A DC offset  $\Delta V$  found in each PV waveform 401a-c is dependent on the bias applied by the DC power supply 155 in the clamping network 116 and various properties of the PV waveform generator 150 configuration used to establish the PV waveform. Generally, the waveform periods of each of the PV waveforms 401a-c are characterized as having a first region 405 that corresponds to the sheath collapse phase 450 and a second region 406 that corresponds to the sheath formation phase 451 and the ion current phase 452.

(72) FIG. 5A illustrates a PV waveform 401a having a constant negative voltage for at least a portion of the second region 406, e.g., during a corresponding ion current phase 452 of the waveform 401 established at the bias electrode 104. FIG. 5B illustrates a shaped pulse voltage waveform 401b that can be generated by the PV waveform generator 150 and used to establish a shaped PV waveform (not shown) at the bias electrode 104 and/or edge control electrode 115. In some embodiments, the shaped pulse waveform 401b is formed by a PV waveform generator 150 configured to supply a positive voltage during one or more phases of a voltage pulse (e.g., first region 405) and a negative voltage during one or more phases of the voltage pulse (e.g., second region 406) by use of one or more internal switches and DC power supplies. Here, the first region 405, generally corresponds to the sheath collapse phase 450, the second region 406, generally corresponds to the sheath formation phase 451 and the ion current phase 452, and the voltage in the second region 406 may include a negative slope. The negative slope in the second region 406 may be used to compensate for the ion current flowing to the substrate 103 or edge ring 114 during the ion current phase or as a control knob to adjust the spread of the ion energy distribution at the surface of the substrate.

(73) In some embodiments, the PV waveform generator 150 is configured to provide the pulse voltage waveform 401c illustrated in FIG. 5C to establish a PV waveform (not shown) at the bias electrode 104 and/or edge control electrode 115. In this example, the first region 405 generally corresponds to the sheath collapse phase 450, the second region 406 generally corresponds to the sheath formation phase 451 and the ion current phase 452, and the voltage in the second region 406 may include a positive slope that provides a control knob to adjust the spread of the ion energy distribution at the surface of the substrate.

(74) FIGS. 6A-6B illustrate a first RF waveform 601 established at the bias electrode 104 and a second RF waveform 602 established at the edge control electrode 115, due to the capacitive coupling of the RF signal provided to the support base 107 by the RF generator 118 within the plasma generator assembly 163. The waveform characteristics of the first RF waveform 601 and the second RF waveform 602 are controlled by use of the edge tuning circuit 170 configuration, such as one of the configurations illustrated in FIG. 3A (parallel LC resonant circuit), FIG. 3B (serial resonant circuit) or FIG. 3C. The example waveforms illustrated in FIGS. 6A-6B and the simulated results shown below in FIGS. 7A-7D are not intended to be limiting as to the scope of the disclosure provided herein but are provided to simplify the discussion.

(75) Generally, the RF signal provided to the support base **107** has a relatively high frequency, so that the first RF waveform **601** and the second RF waveform **602** have a correspondingly high frequency ( $1/T_{\text{sub.RF}}$ ) of about 1 MHz or greater, for example, between about 30 MHz and about 60 MHz. The edge tuning circuit **170** as described in the various embodiments disclosed herein may be used to adjust one or more characteristics of the second RF waveform **602** established at the edge control electrode **115** relative to one or more characteristics of the first RF waveform **601** established at the bias electrode **104**. In some embodiments, the one or more relative characteristics include a ratio of RF waveform amplitude between the second RF waveform **602** and the first RF waveform **601** (e.g., voltage amplitude ratio  $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$ ), a ratio of RF current amplitude between the second RF waveform **602** and the first RF waveform **601** (e.g., current amplitude ratio not shown), a phase difference ( $\Delta\phi$ ) between the second RF waveform **602** and the first RF waveform **601**, and/or a ratio of RF delivered power between the second RF waveform **602** and the first RF waveform **601** (e.g., delivered power ratio not shown).

(76) The one or more characteristics of the second RF waveform **602** relative to the first RF waveform **601** can be determined and/or monitored by measuring the respective voltages, currents, phases, and/or respective powers of the RF waveforms established at the edge control electrode **115** and the bias electrode **104**. The measured characteristics of the second RF waveform **602** and the first RF waveform **601** correspond to properties of the bulk plasma in the portions formed above the edge control electrode **115** and the bias electrode **104**, respectively, such as the plasma density. The determined differences between the second RF waveform **602** and the first RF waveform **601** can be used to monitor and control the differences in electron density in the portion of the bulk plasma formed over the edge ring **114** and the electron density of the portion of the bulk plasma formed over the center portion of the substrate **103**. The uniformity and/or distribution of plasma density may be controlled and/or adjusted to achieve desired processing results by use of the edge tuning circuit **170**, such as by using the system controller **126** to adjust the variable capacitor  $C_{\text{sub.7}}$ .

(77) Non-limiting simulated results for the edge tuning circuit **170** illustrated in FIGS. 3A and 3B are shown in FIGS. 7A-7B, and simulated results for the edge tuning circuit **170** with combined series and the parallel configuration illustrated in FIG. 3C are shown in FIGS. 7C-7D. In FIGS. 7A and 7C, the simulated results provide an example of LC circuit tuning curves that illustrate the effect of varying the capacitance (e.g., by adjusting variable capacitor  $C_{\text{sub.7}}$ ,  $C_{\text{sub.8}}$  of the respective edge tuning circuit **170** configurations) across the range of about 20 pF to about 250 pF on the ratio of voltage amplitude between second RF waveform **602** and first RF waveform **601** (e.g.,  $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$ ). In FIGS. 7B and 7D, the simulated results provide an example of LC circuit tuning curves that illustrate the effect that varying the capacitance of  $C_{\text{sub.7}}$ ,  $C_{\text{sub.8}}$  has on the phase difference between the second RF waveform **602** and the first RF waveform **601** (e.g.,  $\phi_{\text{sub.RF2}} - \phi_{\text{sub.RF1}}$ ).

(78) As shown in FIG. 7A, a variable capacitance  $C_{\text{sub.7}}$  of the edge tuning circuit **170** (configuration in FIG. 3A) having a value of about 170 pF has a corresponding voltage amplitude ratio ( $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$ ) of about 1.5. As shown in FIG. 7B, the phase difference corresponding to the 170 pF capacitance for an edge tuning circuit **170** having the same configuration as in FIG. 7A is relatively small, e.g., less than 5 degrees, thus resulting in amplification of the second RF waveform **602** relative to the first RF waveform **601** and a small phase difference ( $\Delta\phi$ ) therebetween, as shown in FIG. 6A.

(79) In FIGS. 7C-7D the variable capacitance  $C_{\text{sub.7}}$  of the edge tuning circuit **170** (configuration in FIG. 3C) may be set to a value of about 25 pF, and the resulting voltage amplitude ratio ( $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$ ) is equal to about 0.5 (FIG. 7C), and the phase difference ( $\Delta\phi$ ) is about null, as shown in FIG. 6B.

(80) As shown in FIG. 7A, the simulated results based on the edge tuning circuit **170** configuration of FIG. 3A (e.g., parallel LC resonant circuit) show resonance peaks at about 100 pF and about 120

pF. In FIG. 7D, the simulated results for the edge tuning circuit **170** (not shown) show resonance phase transitions at 60 pF and 250 pF. In some embodiments, it may be desirable to operate the respective edge tuning circuit **170** at either side of the resonance during the period an RF plasma is maintained. In some embodiments, the edge tuning circuit **170** may be configured, e.g., by use of variable capacitors in combination of parallel and series LC circuits, to allow switching operation of the edge tuning circuit **170** between either side of a resonance peak without crossing through the resonant region. As noted above, the simulated results shown in FIGS. 7A-7D are not intended to be limiting as other edge tuning circuit **170** configurations may be used to provide other desired operating ranges for amplifying, reducing, and/or equalizing the voltage amplitude ratio ( $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$ ) and/or a current amplitude ratio and/or phase difference between the second RF waveform **602** and the first RF waveform **601**.

(81) In some embodiments, it may be desirable to select a tuning circuit configuration and/or variable capacitance  $C_{\text{sub.7}}$ ,  $C_{\text{sub.8}}$  that causes a phase difference between the respective RF waveforms, which amplifies the electric field between the edge control electrode **115** and the bias electrode **104**. The amplified electric field results in a corresponding increase in plasma density in the portion of the plasma **101** formed over the substrate support assembly **136** at some distance between the two electrodes. In some embodiments, it may be desirable to select a tuning circuit configuration and/or variable capacitance  $C_7$  that does not cause a phase difference between the RF waveforms established at the respective electrodes so that the plasma density remains substantially uniform across the region spanning the edge of the substrate **103**.

(82) Beneficially, the edge tuning circuit **170** may be configured to provide a broad range of desired plasma processing conditions to control and/or adjust the plasma density distribution at different points between the center and edge of the substrate **103**. The characteristics of the edge tuning circuit **170**, and thus position of the system on the tuning curves (FIGS. 7A-7D) may be controlled by use of the system controller **126**, by adjusting one or more variable capacitors  $C_{\text{sub.7}}$ ,  $C_{\text{sub.8}}$ . The controlled adjustment of the characteristics of edge tuning circuit by the system controller **126** will allow for relatively easy changes in plasma processing conditions, within a single substrate plasma process, between consecutive substrate plasma processes, and/or for different types of substrates, without the need for manually changing hardware related configurations. Thus, the embodiments described herein may be used to provide an improved edge to center processing uniformity control methods, such as described below in relation to FIGS. 8A-8C and 9A-9D.

(83) In some embodiments, the tuning circuit is automatically adjusted to maintain desired processing conditions, such as to account for plasma uniformity drift due to changes in the geometries and/or materials of the various components of the processing chamber **100** over time. For example, the methods may be used to automatically adjust the tuning circuit, such as by changing the capacitance  $C_{\text{sub.7}}$ ,  $C_{\text{sub.8}}$ , to account for changes in the thickness of the edge ring **114** that may be caused by erosion of the dielectric material used to form the edge ring **114** due to ion bombardment. For example, in some embodiments, the system controller **126**, by use of the signal detection module **187**, may be configured to: detect signals of one or more electrical parameters at corresponding nodes N of the processing system **10A**, **10B**; determine whether the processing system **10A**, **10B** is operating within desired processing conditions by comparing the characteristics of the detected signals with one or more control limits; and, when the electrical signal characteristics are outside of the control limits, adjust one or more components of the edge tuning circuit **170**. Some embodiments include automatically adjusting the edge tuning circuit, such as adjusting the capacitance  $C_{\text{sub.7}}$  to maintain a desired RF voltage amplitude ratio, RF current amplitude ratio, and/or RF phase difference between the different RF waveforms at the edge control electrode **115** and the bias electrode **104**.

(84) In some embodiments, the system controller **126** is configured to automatically adjust the edge tuning circuit **170** based on desired processing conditions and/or desired characteristics between the



RF waveform at the edge control electrode **115** and the bias electrode **104** by comparing the processing condition(s) and/or RF waveforms to predetermined limits, e.g., control limits, and changing one or more set points, such as capacitance C.sub.7, C.sub.8, of the edge tuning circuit **170** based on an algorithm or lookup table stored in memory **134** of the system controller **126**.

(85) In some embodiments, the edge tuning circuit **170** may be manually adjusted and/or controlled by adjusting one or more components of the edge tuning circuit **170** to a desired set point, and/or within desired control limits, where the desired set point and/or control lists are selected by a user and stored in the instructions used to control the processing system **10A**, **10B**. For example, a capacitance C.sub.7 of the edge tuning circuit **170** may be controlled to a desired capacitance determined by a user and stored in memory of the system controller **126**.

#### Processing Applications

(86) In general, the pulsed voltage waveforms established the electrodes **104** and **115**, such as either the negative pulse waveforms **401**, shaped pulse waveforms **441** or positive pulse waveforms **431**, include a periodic series of pulse voltage (PV) waveforms repeating with a period T.sub.PD, on top of a voltage offset ( $\Delta V$ ). In one example, the period T.sub.PD of the PV waveforms can be between about 1  $\mu$ s and about 5  $\mu$ s, such as about 2.5  $\mu$ s, e.g., between about 200 kHz and about 1 MHz, or about 400 kHz, such as about 1 MHz or less, or about 500 kHz or less.

(87) As discussed above, in some embodiments, the processing chamber **100** will at least include one or more RF generators **118**, and their associated first filter assembly **161**, and one or more PV generators **314**, and their associated second filter **151**, that are together configured to deliver desired waveforms to one or more electrodes disposed within the substrate support assembly **136**. The software instruction stored in memory of the system controller **126** are configured to cause the generation of an RF waveform that is configured to establish, maintain and control one or more aspects of a plasma formed within the processing chamber. The one or more aspects of the plasma that are controlled can include but are not limited to, plasma density, plasma chemistry, and ion energy in the plasma formed in the processing volume **129**.

(88) FIG. **8A** is a process flow diagram illustrating a method **800** of controlling plasma uniformity during substrate processing, according to one embodiment. FIGS. **9A-9D** are close up sectional views schematically illustrating of a portion of a processing system **10**, which may be used to perform aspects of the methods **800**, **810**, and **820**. The portion of the processing system **10** shown in FIGS. **9A-9D** is the edge portion of a substrate support assembly **136** and the corresponding portions of the processing region **129A** and chamber lid **123** disposed there above. The processing system **10** illustrated in FIGS. **9A-9B** may include any one or combination of the features of the processing systems **10A** and **10B** described in FIGS. **1A** and **1B**, respectively.

(89) At activity **802**, the method **800** includes delivering a first radio frequency (RF) signal to a support base **107** of a substrate support assembly **136** disposed in a processing volume **129** of a processing chamber **100**. Generally, the RF signal is delivered to the support base **107** using a plasma generator assembly **163** that is electrically coupled thereto. Here, the RF signal is configured to ignite and/or maintain a processing plasma **101** in a processing region **129A** of the processing chamber **100**, where the processing region **129A** is disposed between the substrate support assembly **136** and the chamber lid **123**. In some embodiments, the RF signal has a frequency of about 1 MHz or greater, such as about 20 MHz or greater.

(90) Typically, the RF signal delivered to the support base **107** establishes a first RF waveform **601** (FIGS. **6A-6B**) at the bias electrode **104**, which is capacitively coupled to the support base **107** through a first portion of dielectric material (e.g., dielectric material layer **105C**) disposed therebetween. The bias electrode **104** is spaced apart from the processing plasma **101** by a second portion of dielectric material (e.g., the dielectric material layer **105B**) and, in some embodiments, a substrate **103** disposed on a substrate support surface **105A**. The substrate supporting surface **105A** is formed from the second portion of dielectric material (e.g., the dielectric material layer **105B**).

(91) In some embodiments, the RF signal delivered to the support base **107** also establishes a

second RF waveform **602** (FIGS. **6A-6B**) at the edge control electrode **115** (second electrode), which may be capacitively coupled to the support base **107** through a third portion of dielectric material disposed therebetween. In some embodiments, such as shown in FIG. **1A**, the third portion of dielectric material may be formed of the same material and have the same thickness as the first portion of dielectric material separating the bias electrode **104** from the support base **107**. In some embodiments, such as shown in FIG. **9A**, the third portion of dielectric material separating the edge control electrode **115** from the support base **107**. In other embodiments, the third portion of dielectric material may be formed of a different dielectric material than the first portion of dielectric material and/or may be separated from the support base **107** by layers of more than one dielectric material, such as shown in FIG. **1B**.

(92) In some embodiments, the method **800** further includes electrostatically clamping the substrate **103** to the substrate support **105** by delivering a chucking voltage to the bias electrode **104** from a DC power supply **155** that is electrically coupled to the bias electrode **104** using a power delivery line **157**. The chucking voltage is used to create a potential between the substrate **103** and the bias electrode **104**, and thus an electrostatic attraction (chucking force) through the capacitance  $C_{sub.1}$  of the first portion of dielectric material disposed therebetween. In some embodiments, the method **800** further includes electrostatically clamping an edge ring **114** to the substrate support assembly **136** by delivering a chucking voltage to the edge control electrode **115** from a DC power supply **155** that is electrically coupled to the edge control electrode **115** using a power delivery line **158**. In some embodiments, the method **800** includes flowing an inert gas, e.g., helium, into a gap regions disposed between the substrate **103** and the substrate supporting surface **105A** and/or between the edge ring **114** and a surface of the substrate support assembly **136** to facilitate heat transfer therebetween.

(93) At activity **804**, the method **800** includes adjusting one or more characteristics of the second RF waveform **602** established at the edge control electrode **115** relative to one or more characteristics of the first RF waveform **601** established at the bias electrode **104**. In some embodiments, adjusting the one or more characteristics of the second RF waveform **602** relative to the one or more characteristics of the first RF waveform **601** includes changing a voltage amplitude ratio (e.g.,  $V_{sub.RF2}/V_{sub.RF1}$ ) between the second RF waveform **602** and the first RF waveform **601**, as shown in FIG. **6A** or **6B**, adjusting a current amplitude ratio between the second RF waveform **602** and the first RF waveform, adjusting a phase difference, e.g.,  $\Delta\phi$ , between the second RF waveform **602** and the first RF waveform **601**, adjusting a delivered power ratio between the second RF waveform **602** and the first RF waveform **601**, or a combination thereof. Adjusting the one or more characteristics of the second RF waveform **602** relative to the first RF waveform **601** is performed by adjusting the electrical characteristics of one or more of the elements within the edge tuning circuit **170**.

(94) In some embodiments, adjusting the second RF waveform **602** relative to the first RF waveform **601** changes the plasma uniformity across at least a portion of the processing region **129A**. For example, in one embodiment, the processing region **129A** is defined by the chamber lid **123** and substrate support assembly **136**, and the plasma **101** is a bulk plasma that is formed therebetween. In some embodiments, a first portion of the plasma **101** is formed in a region disposed between the chamber lid **123** and the bias electrode **104** and a second portion of the plasma **101** is formed in a region disposed between the chamber lid **123** and the edge control electrode **115**. In those embodiments, adjusting the second RF waveform **602** relative to the first RF waveform **601** changes a plasma density in the second portion of the plasma **101** relative to a plasma density in the first portion of the plasma **101**.

(95) In some embodiments, adjusting the one or more characteristics of the second RF waveform **602** established at the edge control electrode **115** relative to the one or more characteristics of first RF waveform **601** established at the bias electrode **104** includes using an edge tuning circuit electrically coupled to the edge control electrode **115**, such as the edge tuning circuit **170** shown in

FIG. 9A and described above. In some embodiments, the edge tuning circuit **170** includes one or more variable capacitors C.sub.7, C.sub.8 and adjusting the one or more characteristics of the second RF waveform **602** relative to the one or more characteristics of first RF waveform **601** includes changing one or more variable capacitors C.sub.7, C.sub.8. Adjusting the edge tuning circuit **170** may be done automatically so that the system controller **126** adjusts the electrical characteristics of one or more components of the edge tuning circuit **170**, such as the capacitance C.sub.7, C.sub.8, based on the desired characteristics of the RF waveforms **601**, **602** and/or the desired differences therebetween. For example, in some embodiments, the system controller **126**, by use of the signal detection module **187**, may be configured to: determine characteristics of the respective waveforms by measuring one or more characteristics of electrical signals taken at one or more nodes N; compare the determined characteristics to desired characteristics, and, based on the comparison, change an output of a component of the edge tuning circuit **170**. In some embodiments, the edge tuning circuit **170** may be adjusted manually where a user changes a set point for a component of the edge tuning circuit **170**, such as the capacitance of a variable capacitor C.sub.7, C.sub.8 or an inductance L of the circuit. The user may change the set point using the system controller **126** and/or the signal detection module **187**, e.g., by changing a recipe parameter corresponding to the component or another setting in the instructions used by the system controller **126** to operate the processing system **10A**, **10B**.

(96) Generally, assuming a relatively constant RF power is provided to the support base **107** from the plasma generator assembly **163**, an increase in the  $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$  ratio, by use of the edge tuning circuit **170**, will result in an increase in the ratio of plasma density near the edge of the substrate relative to a plasma density near the center of the substrate. The comparative increase in plasma density provides a corresponding increase in plasma generated species in the bulk plasma and thus a relative increase in ion flux and activated neutral gas molecule flux at the edge of the substrate surface there below. Similarly, a drop in the  $V_{\text{sub.RF2}}/V_{\text{sub.RF1}}$  ratio will result in a drop the ratio of plasma density near the edge of the substrate to the plasma density near the center of the substrate to cause a corresponding drop in ion flux and activated neutral gas molecule flux at the edge of the substrate.

(97) By controlling the relative plasma densities between the first and second portions of the plasma, a corresponding distribution of activated species within the processing region **129A** may also be controlled and used to improve global processing non-uniformity, such as within-wafer processing non-uniformity. Advantageously, the method **800** may be implemented as a processing parameter adjustment, such as by controlling the edge tuning circuit **170** using the system controller **126** to adjust the capacitance C.sub.7, C.sub.8. Thus, the method **800** may be implemented without resorting to mechanical adjustments or changes in hardware configurations that are typically needed to adjust bulk plasma distribution in a capacitively coupled plasma (CCP) system and thus prevent the fine control thereof.

(98) At activity **806**, the method **800** (optionally) includes establishing pulsed voltage (PV) waveforms at one or both of the bias electrode **104** and edge control electrode **115**. Here, a first PV voltage waveform may be established at the bias electrode **104** using the first PV source assembly **196**, and a second PV waveform may be established at the edge control electrode **115** using a second PV source assembly **197**. As discussed above, the PV waveform generators **150** can be used to establish a nearly constant sheath voltage (e.g., a nearly constant difference between the substrate potential and the plasma potential) that provides a single peak IEDF for ions accelerated towards the substrate surface and/or can be manipulated to provide a desired IEDF profile of ion energy at the substrate surface.

(99) In some embodiments, the first and/or second PV waveforms include a series of repeating cycles, where a waveform within each cycle has a first portion that occurs during a first time interval, e.g., the sheath formation phase **451** and ion current phase **452** (FIG. 4), and a second portion that occurs during a second time interval, e.g., the sheath collapse phase **450**. In some

embodiments, the waveform that is established at the surface of the substrate is substantially constant during at least a portion of the second time interval, and the second time interval is longer than the first time interval. In some embodiments, the first and/or second PV waveforms each have a voltage peak in the first time interval and a substantially positive slope or a substantially negative slope during at least a portion of the second time interval. In some embodiments, the second time interval is longer than the first time interval. In other embodiments, the second time interval is shorter or about the same as the first time interval.

(100) At activity **808**, the method **800** optionally includes adjusting one or both of the first PV waveforms established at the bias electrode **104** and the second PV waveform established at the edge control electrode **115**. In some embodiments, the first and second PV waveforms at the respective electrodes are independently controllable to enable fine-tuning of desired relative sheath voltages between the center and edge of the substrate, which, in turn, enables fine control of the relative ion energies at the substrate surfaces therebetween. Thus, in some embodiments, activity **808** includes adjusting one or more characteristics of the first PV waveform relative to one or more characteristics of the second PV waveform. In some embodiments, adjusting one or more characteristics includes adjusting one or a combination of the PV waveform frequency ( $1/T_{sub.P}$ ), pulse voltage level  $V_{sub.pp}$ , pulse voltage on-time, of the first and/or second PV waveforms established at the bias electrode **104** and the edge control electrode **115** respectively.

(101) The ability to independently control the first and second PV waveforms at the bias electrode **104** and the edge control electrode **115**, respectively, allows for control over the directionality of the ion bombardment of the exposed surface of the substrate **103** at the edge of the substrate **103**. For example, in some embodiments, the one or more characteristics may be controlled to provide a plasma sheath having a uniform thickness between the center region **103A** and the edge region **103B** of the substrate so that the boundary of the plasma sheath is generally parallel to the surface of the substrate **103** as it extends across the edge region. The uniform plasma sheath thickness generally results in ion incident angles normal to surface of the substrate. In some embodiments, the one or more characteristics may be controlled to bend the plasma sheath at the substrate edge, to increase or decrease the height of the sheath over the edge control electrode **115** relative to the height of the sheath over the bias electrode **104** to allow for fine tuning of the ion trajectories and ion energies at the edge region of the substrate.

(102) Beneficially, the independent PV waveform-biasing scheme at the bias electrode **104** and edge control electrode **115** respectively may be used separately from, and/or in combination with, the plasma density uniformity and distribution controls provided by the edge tuning circuit **170**. Thus, the method **800** beneficially provides for fine process control over ion energy and directionality uniformity across the substrate surface, using the PV biasing schemes as well as fine control over the plasma density uniformity and/or plasma density distribution using radio frequency (RF) edge tuning schemes.

(103) FIG. **8B** is a process flow diagram illustrating a method **810** of controlling the distribution of plasma density, e.g., by use of the edge tuning circuit **170**, in order to reduce particulate related defectivity at the surface of the substrate **103** and/or particulate related residues from accumulating on surfaces within the processing volume **129**. Such particulate related defectivity may come from any number of sources, including process generated particles, during an etch process where material is sputtered from the substrate surface, particulate matter from surfaces within the processing volume, particulate matter introduced into the processing volume during substrate transfer, and/or particulate matter introduced into the processing volume during system maintenance. Often, such particles, shown as particulate matter **30** in FIGS. **9A-9C**, are charged and remain suspended in the plasma **101** during substrate processing only to settle on the surface of the substrate **103** when the plasma **101** is extinguished. Thus, in some embodiments, the method **810** may be used to preferentially adjust the plasma density towards the peripheral edge of the substrate support assembly **136** before extinguishing the plasma **101** so that the suspended particles

may be swept from a position over the substrate surface and evacuated from the processing volume **129** through the vacuum outlet **120** instead of settling on the surface of the substrate **103**. The method **810** may be used in combination with the other methods described herein, e.g., the methods **800** and **820**, or may be used independently therefrom.

(104) At activity **812**, the method **810** includes delivering an RF signal to the support base **107**, where the RF signal is configured to ignite and/or maintain a plasma **101** formed in the processing region **129A** of the processing volume **129**. Here, the RF signal establishes a first RF waveform **601** at the bias electrode **104** and a second RF waveform **602** at the edge control electrode **115**.

(105) At activity **814**, the method **810** includes adjusting one or both of the second RF waveform **602** and the first RF waveform **601**, by adjusting the electrical characteristics of one or more of the elements within the edge tuning circuit **170**, to increase the plasma density in the portion of the plasma formed over the edge control electrode **115** relative to the plasma density in the portion of the plasma formed over the bias electrode **104**, such as shown in FIG. **9B**. Increasing the plasma density over the edge control electrode **115** relative to the plasma density over the bias electrode **104** moves the particles suspended in the central portion of the plasma radially outward towards the peripheral edge of the substrate support assembly **136**.

(106) At activity **816**, the method **810** includes lifting the substrate **103** from substrate supporting surface **105A**, such as by use of the plurality of pins **20**. Typically, lifting the substrate **103** from the substrate supporting surface **105A** includes de-chucking the substrate by stopping delivery of a chucking voltage to the bias electrode **104**, and thus stopping the generation of the electrostatic chucking force between the substrate **103** and the bias electrode **104**, before extending the plurality of pins **20** to extend the substrate above the substrate supporting surface **105A**. In some embodiments, the substrate **103** is lifted from the substrate supporting surface **105A** before activity **814**. In some embodiments, a flow of helium into the gap region **105D** (FIG. **1C**) is stopped or reduced before the substrate **103** is de-chucked. In other embodiments, the flow of helium is continued as the substrate **103** is lifted from the substrate supporting surface **105A** in order to remove, e.g., blow, particulate matter outward from the region disposed between the circumferential edge of the substrate **103** and the radially inward-facing surfaces of the edge ring **114**. In some embodiments, the flowrates of process gases flowing into the chamber and/or the vacuum provided by the vacuum pump may be adjusted to increase the radial flow in the chamber to blow or transport particulate matter radially outward from the substrate surface.

(107) At activity **818**, the method **810** includes extinguishing the processing plasma **101**, e.g., by stopping delivery of the RF signal to the support base **107** and transferring the substrate **103** from the processing volume **129**. In some embodiments, the plasma is extinguished before the substrate **103** is lifted from the substrate supporting surface **105A** at activity **816**. Beneficially, preferentially adjusting the plasma density towards the peripheral edge of the substrate **103** by adjusting the electrical characteristics of one or more of the elements within the edge tuning circuit **170** to move the suspended particulate matter **30** radially outward towards the one or more sidewalls **122** of the processing region **129A** where they may be evacuated from the processing volume **129** through the vacuum outlet **120** and/or are at least less likely to settle on the surface of the substrate **103** when the processing plasma **101** is extinguished, such as shown in FIG. **9C**.

(108) FIG. **8C** is a process flow diagram illustrating an in-situ plasma chamber cleaning method, here the method **820**, which may be used to clean accumulated processing byproducts from the edge ring **114**, and/or the portions of the substrate supporting surface **105A** adjacent thereto while reducing in-situ plasma-based damage to the central region of the substrate supporting surface **105A**. As shown in FIG. **9D**, the method **820** may be performed between substrate processing, e.g., without a substrate positioned on the substrate support **105**.

(109) At activity **822**, the method **820** includes delivering a radio frequency (RF) signal to the support base **107** to ignite and maintain a plasma **101** in the processing region **129A**. The processing plasma **101**, as shown in FIG. **9D**, is an in-situ cleaning plasma which may be formed of

one or more cleaning gases flowed into the processing region **129A** through the gas inlet **128**. In some embodiments, the cleaning gases include a halogen-based gas, e.g., a fluorine and/or chlorine based gas, and oxidative gas, e.g. an oxygen based gas. Generally, the radical species of the plasma-activated cleaning gases react with processing byproducts that have accumulated on surfaces within the processing volume **129** to form a volatile reaction product which can then be evacuated through processing volume **129** through the vacuum outlet **120**.

(110) At activity **824**, the method **820** includes preferentially adjusting the plasma density towards the portion of the plasma **101** formed over the edge control electrode **115** relative to the plasma density of the portion of the plasma formed over the bias electrode **104** by adjusting the electrical characteristics of one or more of the elements within the edge tuning circuit **170**. Preferentially adjusting the plasma density increased the flux of cleaning gas radicals at the surface of the edge ring **114** and the radially adjacent portions of the substrate supporting surface **105A**, e.g., the portions of the substrate support assembly **136** that define a circumference gap between a substrate **103** and the edge ring **114** and during substrate processing. This gap accumulates processing byproduct residues faster than the other portions of the substrate supporting surface **105A**, which are not exposed during plasma processing due to the positioning of the substrate **103** thereon. Thus, the method **820** may be used to concentrate cleaning gas radicals in the regions having the higher accumulation of processing byproduct residues while simultaneously reducing ion flux, and thus ion-based damage, such as erosion, of the dielectric material forming the larger central portion of the substrate supporting surface **105A**.

(111) The above-described embodiments may be used alone or in combination to provide fine control over the generation and distribution of activated species within a processing region of a capacitively coupled plasma (CCP) chamber. Beneficially, the embodiments may be performed by use of a system controller without adjusting or modifying individual chamber components, thus providing a processing recipe parameter that can easily be adjusted during processing of a single substrate and/or between sequentially processed substrate. The RF plasma density control methods may be implemented independently and/or in combination with the pulsed voltage (PV) waveform biasing methods to provide independent and fine control over ion energy, IEDF, ion directionality, ion flux, and activated neutral gas molecule flux at the substrate surface when compared to a conventional RF biased CCP system.

(112) While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

## Claims

1. A plasma processing system, comprising: a substrate support assembly, comprising: a support base; a first electrode that is disposed over the support base and is spaced apart from the support base by a first portion of dielectric material; a second portion of dielectric material disposed over the first electrode, the second portion of dielectric material forming a substrate supporting surface; and a second electrode that is disposed a distance from a center of the first electrode and is spaced apart from the support base by a third portion of dielectric material; one or more pulsed voltage waveform generators electrically coupled to the first and second electrodes; a radio frequency (RF) generator electrically coupled to the support base, wherein: the RF generator is configured to deliver an RF signal to the support base, and the RF signal establishes a first RF waveform at the first electrode; and an edge tuning circuit electrically coupled to the second electrode, wherein the edge tuning circuit is configured to adjust one or more characteristics of a second RF waveform established at the second electrode relative to one or more characteristics of the first RF waveform established at the first electrode; a first transmission line electrically coupling a first pulsed voltage waveform generator of the one or more pulsed voltage waveform generators to the first electrode; a

first clamping network comprising a first direct-current (DC) voltage source and a first blocking capacitor, wherein the first DC voltage source is electrically coupled between a first point of the first transmission line and ground, the first point of the first transmission line between the first pulsed waveform generator and the first electrode; a second transmission line electrically coupling a second pulsed voltage waveform generator of the one or more pulsed voltage waveform generators to the second electrode; and a second clamping network comprising a second direct-current (DC) voltage source and a second blocking capacitor, wherein the second DC voltage source is electrically coupled between a second point of the second transmission line and ground, the second point of the second transmission line between the second pulsed waveform generator and the second electrode.

2. The plasma processing system of claim 1, wherein the edge tuning circuit is configured to adjust the one or more characteristics of the second RF waveform relative to the one or more characteristics of the first RF waveform by changing one or a combination of: (a) a voltage amplitude ratio between the second RF waveform at the second electrode and the first RF waveform at the first electrode; (b) a phase difference between the second RF waveform at the second electrode and the first RF waveform at the first electrode; and (c) a power ratio between the second RF waveform at the second electrode and the first RF waveform at the first electrode.

3. The plasma processing system of claim 1, wherein the RF signal delivered by the RF generator is configured to ignite and maintain a plasma from gases or vapors delivered to a processing region of a processing chamber.

4. The plasma processing system of claim 3, wherein the RF generator is configured to deliver the RF signal at a frequency of about 1 MHz or greater.

5. The plasma processing system of claim 4, wherein the RF generator is configured to deliver the RF signal at a frequency of about 20 MHz or greater.

6. The plasma processing system of claim 1, wherein the substrate support assembly is configured to establish the second RF waveform at the second electrode by capacitively coupling the second electrode to the support base through the third portion of dielectric material.

7. The plasma processing system of claim 6, wherein a conductive edge ring is capacitively coupled to the second electrode.

8. The plasma processing system of claim 7, further comprising a processing chamber, comprising: a chamber lid, one or more chamber walls, and a chamber base that collectively define a processing volume, wherein the processing chamber is configured to ignite and maintain a plasma of gases or vapors delivered to a processing region through capacitively coupling the plasma to the chamber lid and the substrate support assembly.

9. The plasma processing system of claim 1, further comprising: a chamber lid and one or more chamber walls, wherein the chamber lid faces the substrate support assembly and the chamber lid, the one or more chamber walls, and the substrate support assembly collectively define a processing region; a system controller comprising memory and a processor; and computer-implemented instructions stored in the memory which, when executed by the processor, are configured to perform a method of processing a substrate, comprising: (i) igniting and maintaining a plasma from gases or vapors delivered to the processing region, wherein a first portion of the plasma is formed between the chamber lid and the first electrode, and a second portion of the plasma is formed between the chamber lid and the second electrode; and (ii) adjusting, by use of the edge tuning circuit, one or more characteristics of the second RF waveform relative to one or more characteristics of the first RF waveform to change a ratio of a plasma density in the second portion of the plasma to a plasma density in the first portion of the plasma, wherein the respective plasma densities each comprise a number of free electrons per  $\text{cm}^3$  of the first and second portions of the plasma.

10. The plasma processing system of claim 9, wherein adjusting the one or more characteristics of the second RF waveform relative to the one or more characteristics of the first RF waveform

- increases the plasma density in the second portion of the plasma relative to the plasma density in the first portion of the plasma, and the method further comprises: (iii) before or after (ii), lifting the substrate from the substrate support surface; and (iv) after (iii), extinguishing the plasma.
11. The plasma processing system of claim 1, wherein the edge tuning circuit is electrically coupled between the second electrode and ground.
12. The plasma processing system of claim 1, wherein the edge tuning circuit is electrically coupled between the second electrode and the RF generator.
13. The plasma processing system of claim 1, wherein the edge tuning circuit is electrically coupled to the second electrode, ground, and the RF generator.
14. The plasma processing system of claim 1, wherein the one or more pulsed voltage waveform generators are configured to establish respective first and second pulsed voltage waveforms at the first and second electrodes, the first and second pulsed voltage waveforms each comprise a series of repeating cycles, and a waveform within each repeating cycle has a first portion that occurs during a first time interval and a second portion that occurs during a second time interval, the waveform has a voltage peak in the first time interval, and the waveform has a substantially positive slope, a substantially negative slope, or is substantially constant during at least a portion of the second time interval.
15. The plasma processing system of claim 1, wherein the first blocking capacitor is disposed on the first transmission line between the first pulsed waveform generator and the first point of the first transmission line, and the second blocking capacitor is disposed on the second transmission line between the second pulsed waveform generator and the second point of the second transmission line.
16. A plasma processing system, comprising: a processing chamber comprising a chamber lid, one or more chamber walls, and a substrate support assembly that collectively define a processing region, the substrate support assembly comprising: a support base; a first electrode that is disposed over the support base and is spaced apart from the support base by a first portion of dielectric material; a second portion of dielectric material disposed over the first electrode, the second portion of dielectric material forming a substrate supporting surface; and a second electrode that is disposed a distance from a center of the first electrode and is spaced apart from the support base by a third portion of dielectric material; a radio frequency (RF) generator electrically coupled to the support base, wherein: the RF generator is configured to deliver an RF signal to the support base, the RF signal is configured to ignite and maintain a plasma or gases or vapors delivered to the processing region, and the RF signal establishes a first RF waveform at the first electrode; and an edge tuning circuit electrically coupled to the second electrode, wherein the edge tuning circuit is configured to adjust one or more characteristics of a second RF waveform established at the second electrode relative to one or more characteristics of the first RF waveform established at the first electrode; a first transmission line electrically coupling a first pulsed voltage waveform generator of the one or more pulsed voltage waveform generators to the first electrode; a first clamping network comprising a first direct-current (DC) voltage source and a first blocking capacitor, wherein the first DC voltage source is electrically coupled between a first point of the first transmission line and ground, the first point of the first transmission line between the first pulsed waveform generator and the first electrode; a second transmission line electrically coupling a second pulsed voltage waveform generator of the one or more pulsed voltage waveform generators to the second electrode; and a second clamping network comprising a second direct-current (DC) voltage source and a second blocking capacitor, wherein the second DC voltage source is electrically coupled between a second point of the second transmission line and ground, the second point of the second transmission line between the second pulsed waveform generator and the second electrode.
17. The plasma processing system of claim 16, wherein the edge tuning circuit is configured to adjust the second RF waveform relative to the first RF waveform by changing one of: (a) a voltage



amplitude ratio between the second RF waveform at the second electrode and the first RF waveform at the first electrode; (b) a current amplitude ratio between the second RF waveform and the first RF waveform; (c) a phase difference between the second RF waveform at the second electrode and the first RF waveform at the first electrode; (d) a power ratio between the second RF waveform and the first RF waveform; or (e) a combination of (a), (b), (c) or (d).

18. The plasma processing system of claim 16, wherein the RF generator is configured to deliver the RF signal at a frequency of about 1 MHz or greater.

19. The plasma processing system of claim 18, wherein the RF generator is configured to deliver the RF signal at a frequency of about 20 MHz or greater.

20. The plasma processing system of claim 16, further comprising: a system controller comprising memory and a processor; and computer-implemented instructions stored in the memory which, when executed by the processor, are configured to perform a method of processing a substrate, comprising: (i) igniting and maintaining a plasma from gases or vapors delivered to the processing region, wherein a first portion of the plasma is formed between the chamber lid and the first electrode and a second portion of the plasma is formed between the chamber lid and the second electrode; and (ii) adjusting, by use of the edge tuning circuit, one or more characteristics of the second RF waveform relative to one or more characteristics of the first RF waveform to change a ratio of a plasma density in the second portion of the plasma to a plasma density in the first portion of the plasma, wherein the respective plasma densities each comprise a number of free electrons per cm.<sup>sup.3</sup> of the first and second portions of the plasma.

21. The plasma processing system of claim 20, wherein adjusting the one or more characteristics of the second RF waveform relative to the one or more characteristics of the first RF waveform increases the plasma density in the second portion of the plasma relative to the plasma density in the first portion of the plasma, and the method further comprises: (iii) before or after (ii), lifting the substrate from the substrate support surface; and (iv) after (iii), extinguishing the plasma.

22. The plasma processing system of claim 20, wherein the plasma is a cleaning plasma formed of one or more cleaning gases, adjusting the second RF waveform relative to the first RF waveform increases the plasma density in the second portion of the cleaning plasma relative to the plasma density in the first portion of the cleaning plasma, and the method further comprises exposing surfaces of the substrate support assembly to the cleaning plasma to remove processing byproducts therefrom.

23. The plasma processing system of claim 16, wherein the first blocking capacitor is disposed on the first transmission line between the first pulsed waveform generator and the first point of the first transmission line, and the second blocking capacitor is disposed on the second transmission line between the second pulsed waveform generator and the second point of the second transmission line.

---