



US 20250259889A1

(19) **United States**

(12) **Patent Application Publication**  
**Liu et al.**

(10) **Pub. No.: US 2025/0259889 A1**

(43) **Pub. Date: Aug. 14, 2025**

(54) **INTERCONNECT STRUCTURE OF SEMICONDUCTOR DEVICE**

**Publication Classification**

(51) **Int. Cl.**

**H01L 21/768** (2006.01)

**H01L 23/522** (2006.01)

**H01L 23/532** (2006.01)

(52) **U.S. Cl.**

CPC .. **H01L 21/76843** (2013.01); **H01L 21/76879** (2013.01); **H01L 23/5226** (2013.01); **H01L 23/53238** (2013.01)

(71) Applicant: **Taiwan Semiconductor Manufacturing Co., Ltd.**, Hsinchu (TW)

(72) Inventors: **Yao-Min Liu**, Taipei (TW); **Chia-Pang Kuo**, Taoyuan City (TW); **Shu-Cheng Chin**, Hsinchu (TW); **Chih-Chien Chi**, Hsinchu (TW); **Cheng-Hui Weng**, Hsinchu (TW); **Hung-Wen Su**, Jhubei City (TW); **Ming-Hsing Tsai**, Chu-Pei City (TW)

(21) Appl. No.: **19/190,940**

(22) Filed: **Apr. 28, 2025**

**Related U.S. Application Data**


(63) Continuation of application No. 17/669,665, filed on Feb. 11, 2022, now Pat. No. 12,322,649, which is a continuation-in-part of application No. 17/143,496, filed on Jan. 7, 2021, now Pat. No. 11,527,476.


(60) Provisional application No. 63/076,999, filed on Sep. 11, 2020.

(57)


**ABSTRACT**

A method includes forming a first conductive feature in a first dielectric layer. A second dielectric layer is formed over the first conductive feature and the first dielectric layer. An opening is formed in the second dielectric layer. The opening exposes a top surface of the first conductive feature. The top surface of the first conductive feature includes a first metallic material and a second metallic material different from the first metallic material. A native oxide layer is removed from the top surface of the first conductive feature. A surfactant soaking process is performed on the top surface of the first conductive feature. The surfactant soaking process forms a surfactant layer over the top surface of the first conductive feature. A first barrier layer is deposited on a sidewall of the opening. The surfactant layer remains exposed at the end of depositing the first barrier layer.







**Figure 1**




**Figure 2**




**Figure 3A**




**Figure 3B**




**Figure 3C**




**Figure 4**




**Figure 5**




**Figure 6**




**Figure 7A**




**Figure 7B**



**Figure 7C**




**Figure 8**




**Figure 9**







**Figure 10**




**Figure 11A**




**Figure 11B**



**Figure 12A**




**Figure 12B**




**Figure 13**




**Figure 14**




**Figure 15**




**Figure 16**




**Figure 17**




**Figure 18**




**Figure 19**




**Figure 20**



**Figure 21**




**Figure 22**




**Figure 23**







**Figure 24**




**Figure 25**




**Figure 26**




**Figure 27**




**Figure 28**




**Figure 29**




**Figure 30**




**Figure 31**



**Figure 32**




**Figure 33**




**Figure 34**






**Figure 35**



**Figure 36**



**Figure 37**







Figure 38




**Figure 39**




**Figure 40**




**Figure 41**




**Figure 42**




**Figure 43**




**Figure 44**



**Figure 45**




**Figure 46**




**Figure 47**







**Figure 48**




**Figure 49**




**Figure 50**




**Figure 51**




**Figure 52**




**Figure 53**




**Figure 54**



**Figure 55**




**Figure 56**



**Figure 57**





**Figure 58**

## INTERCONNECT STRUCTURE OF SEMICONDUCTOR DEVICE

### PRIORITY CLAIM AND CROSS-REFERENCE

[0001] This application is a continuation of U.S. patent application Ser. No. 17/669,665, filed on Feb. 11, 2022, which is a continuation-in-part of U.S. patent application Ser. No. 17/143,496, filed on Jan. 7, 2021, now U.S. Pat. No. 11,527,476, issued Dec. 13, 2022, which claims the benefit of U.S. Provisional Application No. 63/076,999, filed on Sep. 11, 2020, each application is hereby incorporated herein by reference.

### BACKGROUND

[0002] Generally, active devices and passive devices are formed on and in a semiconductor substrate. Once formed, these active devices and passive devices may be connected to each other and to external devices using a series of conductive and insulating layers. These layers may help to interconnect the various active devices and passive devices as well as provide an electrical connection to external devices through, for example, a contact pad.

[0003] To form these interconnections within these layers, a series of photolithographic, etching, deposition, and planarization techniques may be employed. However, the use of such techniques has become more complicated as the size of active and passive devices have been reduced, causing a reduction in the size of the interconnects to be desired as well. As such, improvements in the formation and structure of the interconnects is desired in order to make the overall devices smaller, cheaper, and more efficient with fewer defects or problems.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0004] Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

[0005] FIGS. 1, 2, 5, 6, 8-10, 11A, 11B, 12A, 12B, and 13-28 illustrate cross-sectional views of various intermediate stages of fabrication of a semiconductor device in accordance with some embodiments.

[0006] FIG. 3A is a flow diagram illustrating a method of forming a barrier layer in accordance with some embodiments.

[0007] FIG. 3B is a flow diagram illustrating a surfactant soaking process in accordance with some embodiments.

[0008] FIG. 3C is a flow diagram illustrating a surfactant soaking process in accordance with some embodiments.

[0009] FIG. 4 illustrates a schematic view of an apparatus for forming a barrier layer in accordance with some embodiments.

[0010] FIGS. 7A-7C illustrate various surfactant molecules in accordance with some embodiments.

[0011] FIG. 29 illustrates concentration profiles of various elements within conductive features in accordance with some embodiments.

[0012] FIGS. 30-34 illustrate cross-sectional views of a semiconductor device in accordance with some embodiments.

[0013] FIGS. 35-37 illustrate cross-sectional views of a semiconductor device in accordance with some embodiments.

[0014] FIGS. 38-40 illustrate cross-sectional views of a semiconductor device in accordance with some embodiments.

[0015] FIGS. 41-49 illustrate cross-sectional views of various intermediate stages of fabrication of a semiconductor device in accordance with some embodiments.

[0016] FIGS. 50-52 illustrate cross-sectional views of a semiconductor device in accordance with some embodiments.

[0017] FIG. 53 illustrates a cross-sectional view of a semiconductor device in accordance with some embodiments.

[0018] FIG. 54 illustrates a cross-sectional view of a semiconductor device in accordance with some embodiments.

[0019] FIG. 55 illustrates a cross-sectional view of a semiconductor device in accordance with some embodiments.

[0020] FIG. 56 illustrates a cross-sectional view of a semiconductor device in accordance with some embodiments.

[0021] FIG. 57 is a flow diagram illustrating a method of forming an interconnect structure in accordance with some embodiments.

[0022] FIG. 58 is a flow diagram illustrating a surface modification process in accordance with some embodiments.

### DETAILED DESCRIPTION

[0023] The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

[0024] Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature’s relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

[0025] Embodiments will be described with respect to a specific context, namely, an interconnect structure of a semiconductor device and a method of forming the same. Some embodiments allow for altering a deposition rate of a

barrier layer on a surface of a first conductive feature that is exposed by an opening in an overlying dielectric layer, such that the deposition rate on the bottom of the opening (i.e., on the exposed surface of the first conductive feature) is reduced or suppressed, and such that the barrier layer is selectively deposited on sidewalls of the opening and not on the bottom of the opening. In some embodiments, the deposition rate of the barrier layer on the bottom of the opening may be reduced or suppressed by performing a surface modification process on the exposed surface of the first conductive feature. In some embodiments, the surface modification process includes performing an oxide reduction process on the exposed surface of the conductive feature followed by performing a surfactant soaking process on the exposed surface of the conductive feature. Various embodiments discussed herein allow for reducing an amount of the barrier layer within the opening and reducing a contact resistance between the first conductive feature and a second conductive feature formed in the opening.

**[0026]** FIGS. 1, 2, 5, 6, 8-10, 11A, 11B, 12A, 12B, and 13-28 illustrate cross-sectional views of various intermediate stages of fabrication of a semiconductor device 100 in accordance with some embodiments. Referring to FIG. 1, the process for forming the semiconductor device 100 comprises providing a substrate 101. The substrate 101 may comprise, for example, bulk silicon, doped or undoped, or an active layer of a semiconductor-on-insulator (SOI) substrate. Generally, an SOI substrate comprises a layer of a semiconductor material, such as silicon, formed on an insulator layer. The insulator layer may be, for example, a buried oxide (BOX) layer or a silicon oxide layer. The insulator layer is provided on a substrate, such as a silicon or glass substrate. Alternatively, the substrate 101 may include another elementary semiconductor, such as germanium; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or combinations thereof. Other substrates, such as multi-layered or gradient substrates, may also be used.

**[0027]** In some embodiments, one or more active and/or passive devices 103 (illustrated in FIG. 1 as a single transistor) are formed on the substrate 101. The one or more active and/or passive devices 103 may include various N-type metal-oxide semiconductor (NMOS) and/or P-type metal-oxide semiconductor (PMOS) devices, such as transistors, capacitors, resistors, diodes, photo-diodes, fuses, and the like. One of ordinary skill in the art will appreciate that the above examples are provided for the purpose of illustration only and are not meant to limit the present disclosure in any manner. Other circuitry may be also used as appropriate for a given application.

**[0028]** In some embodiments, the transistor 103 includes a gate stack comprising a gate dielectric 105 and a gate electrode 107, spacers 109 on opposite sidewalls of the gate stack, and source/drain regions 111 adjacent to the respective spacers 109. For simplicity, components that are commonly formed in integrated circuits, such as gate silicides, source/drain silicides, contact etch stop layers, and the like, are not illustrated. In some embodiments, the transistor 103 may be formed using any acceptable methods. In some embodiments, the transistor 103 may be a planar MOSFET, a FinFET, or the like.

**[0029]** In some embodiments, one or more interlayer dielectric (ILD) layers 113 are formed over the substrate and the one or more active and/or passive devices 103. In some embodiments, the one or more ILD layers 113 may comprise, for example, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), fluorosilicate glass (FSG), SiOxCy, Spin-On-Glass, Spin-On-Polymers, silicon carbon material, compounds thereof, composites thereof, combinations thereof, or the like, and may be formed by any suitable method, such as spin-on coating, chemical vapor deposition (CVD), plasma-enhanced CVD (PECVD), atomic layer deposition (ALD), a combination thereof, or the like.

**[0030]** In some embodiments, source/drain contact plugs 115 and a gate contact plug 117 are formed in the one or more ILD layers 113. The source/drain contact plugs 115 provide electrical contacts to the source/drain regions 111. The gate contact plug 117 provides electrical contact to the gate electrode 107. In some embodiments, the steps for forming the contact plugs 115 and 117 include forming openings in the one or more ILD layers 113, depositing one or more barrier/adhesion layers (not explicitly shown) in the openings, depositing seed layers (not explicitly shown) over the one or more barrier/adhesion layers, and filling the openings with a conductive material (not explicitly shown). A chemical mechanical polishing (CMP) is then performed to remove excess materials of the one or more barrier/adhesion layers, the seed layers, and the conductive material overfilling the openings. In some embodiments, topmost surfaces of the contact plugs 115 and 117 are substantially coplanar or level with a topmost surface of the one or more ILD layers 113 within process variations of the CMP process.

**[0031]** In some embodiments, the one or more barrier/adhesion layers may comprise titanium, titanium nitride, tantalum, tantalum nitride, a combination thereof, a multilayer thereof, or the like, and may be formed using physical vapor deposition (PVD), CVD, ALD, a combination thereof, or the like. The one or more barrier/adhesion layers protect the one or more ILD layers 113 from diffusion and metallic poisoning. The seed layers may comprise copper, titanium, nickel, gold, manganese, a combination thereof, a multilayer thereof, or the like, and may be formed by ALD, CVD, PVD, sputtering, a combination thereof, or the like. The conductive material may comprise copper, aluminum, tungsten, cobalt, ruthenium, molybdenum, combinations thereof, alloys thereof, multilayers thereof, or the like, and may be formed using, for example, plating, or other suitable methods.

**[0032]** FIGS. 2, 5, 6, 8-10, 11A, 11B, 12A, 12B, and 13-28 illustrate cross-sectional views of various intermediate stages of fabrication of an interconnect structure 201 over the structure of FIG. 1 in accordance with some embodiments. Referring to FIG. 2, in some embodiments, the steps for forming the interconnect structure 201 starts with forming a metallization layer 203<sub>1</sub> over the one or more ILD layers 113 and the contact plugs 115 and 117. In some embodiments, the formation of the metallization layer 203<sub>1</sub> starts with forming an etch stop layer (ESL) 205<sub>1</sub> over the one or more ILD layers 113 and the contact plugs 115 and 117, and forming an inter-metal dielectric (IMD) layer 207<sub>1</sub> over the ESL 205<sub>1</sub>.

**[0033]** In some embodiments, a material for the ESL 205<sub>1</sub> is chosen such that an etch rate of the ESL 205<sub>1</sub> is less than an etch rate of the IMD layer 207<sub>1</sub>. In some embodiments,

the ESL **205<sub>1</sub>** may comprise one or more layers of dielectric materials. Suitable dielectric materials may include oxides (such as silicon oxide, aluminum oxide, or the like), nitrides (such as SiN, or the like), oxynitrides (such as SiON, or the like), oxycarbides (such as SiOC, or the like), carbonitrides (such as SiCN, or the like), carbides (such as SiC, or the like), combinations thereof, or the like, and may be formed using spin-on coating, CVD, PECVD, ALD, a combination thereof, or the like. In some embodiments, the IMD layer **207<sub>1</sub>** may be formed using similar materials and methods as the one or more ILD layers **113** described above with reference to FIG. 1, and the description is not repeated herein. In some embodiments, the one or more ILD layers **113** and the IMD layer **207<sub>1</sub>** may comprise a same material. In other embodiments, the one or more ILD layers **113** and the IMD layer **207<sub>1</sub>** may comprise different materials.

**[0034]** Referring further to FIG. 2, the IMD layer **207<sub>1</sub>** and the ESL **205<sub>1</sub>** are patterned to form openings **209** and **211** in the IMD layer **207<sub>1</sub>** and the ESL **205<sub>1</sub>**. In some embodiments, the opening **209** exposes a top surface of the source/drain contact plug **115**, and the opening **211** exposes a top surface of the source/drain contact plug **115** and a top surface of the gate contact plug **117**. The opening **209** comprises a lower portion **209<sub>1</sub>**, which may be also referred to as a via opening **209<sub>1</sub>**, and an upper portion **209<sub>2</sub>**, which may be also referred to as a line opening **209<sub>2</sub>**. The opening **211** comprises lower portions **211<sub>1</sub>**, which may be also referred to as via openings **211<sub>1</sub>**, and an upper portion **211<sub>2</sub>**, which may be also referred to as a line opening **211<sub>2</sub>**. In some embodiments, the openings **209** and **211** may be formed by a “via first” process. In such embodiments, the via openings of the openings **209** and **211** are formed before the line openings of the openings **209** and **211**. In other embodiments, the openings **209** and **211** may be formed by a “trench first” process. In such embodiments, the via openings of the openings **209** and **211** are formed after the line openings of the openings **209** and **211**. In some embodiments, the openings **209** and **211** may be formed using suitable photolithography and etching processes. The etching processes may include one or more dry etching processes. The etching processes may be anisotropic.

**[0035]** In some embodiments, after forming the openings **209** and **211**, the resulting structure is transferred to an apparatus **400** (see Figure) for forming a barrier layer as described below with reference to FIGS. 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, and 13-15. In some embodiment, the transferring process may break the vacuum and oxide layers **213** may be formed on the exposed surfaces of the contact plugs **115** and **117**. The oxide layers **213** are native oxide layers. In some embodiments when the contact plugs **115** and **117** comprise a metallic material, the oxide layers **213** comprise an oxide of the metallic material.

**[0036]** FIG. 3A is a flow diagram illustrating a method **300** of forming a barrier layer **1501** (see FIG. 15) in the openings **209** and **211** (see FIG. 2) in accordance with some embodiments. FIGS. 3B and 3C are flow diagrams illustrating a surfactant soaking process **305** performed in the method **300** in accordance with some embodiments. FIG. 4 illustrates a schematic view of an apparatus **400** for forming the barrier layer **1501** in accordance with some embodiments. FIGS. 5, 6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, and 13-15 illustrate cross-sectional views of various intermediate stages of fabrication of the barrier layer **1501** in the openings **209** and **211** in accordance with the method **300**.

**[0037]** Referring to FIGS. 3A, 4, and 5, the method **300** starts with step **301** when a surface modification process is performed on the exposed surfaces of contact plugs **115** and **117**. In some embodiments, step **301** comprises steps **303** and **305**. In step **303**, an oxide reduction process is performed on the oxide layers **213** (see FIG. 2) to remove oxygen from the oxide layers **213**. In some embodiments when the oxide layers **213** comprise an oxide of a metallic material, the oxide reduction process removes oxygen from the oxide of the metallic material and leaves the metallic material behind. In some embodiments, the oxide reduction process comprises performing a plasma process on the oxide layers **213**.

**[0038]** In some embodiments, the plasma process is performed by a plasma module **401** of the apparatus **400**. In such embodiments, the structure of FIG. 2 is loaded into the plasma module **401** for performing the plasma process. The plasma module may be a remote plasma module or a direct plasma module. In some embodiments, the plasma process uses a plasma generated from a gas comprising H<sub>2</sub>, Ar, a combination thereof, or the like.

**[0039]** In some embodiments when the oxide layers **213** comprise copper oxide, cobalt oxide, or ruthenium oxide, the plasma process may comprise an H<sub>2</sub> plasma process. In some embodiments, the H<sub>2</sub> plasma process is a remote plasma process with a positive ion filter, and may be performed at a temperature between about 300° C. and 350° C., and at a pressure between about 0.2 Torr to 3 Torr. In some embodiments, in addition to removing oxygen from the oxide layers **213**, the H<sub>2</sub> plasma process may also remove etch byproducts formed on sidewalls and bottoms of the openings **209** and **211** during the etching process for forming the openings **209** and **211** (see FIG. 2).

**[0040]** In some embodiments wherein the oxide layers **213** (see FIG. 2) comprise tungsten oxide, the H<sub>2</sub> plasma process may not be efficient for removing oxygen from the tungsten oxide without causing carbon depletion of a low-k material of the IMD layer **207<sub>1</sub>**. In such embodiments, the plasma process comprises an Ar plasma process followed by the H<sub>2</sub> plasma process. In some embodiments, the Ar plasma process is a direct plasma process, and may be performed at a temperature between about 300° C. and 350° C., and at a pressure between about 2 mTorr to 30 mTorr.

**[0041]** Referring to FIGS. 3A-3C, 4, and 6, in step **305**, a surfactant soaking process is performed on the structure of FIG. 5. The surfactant soaking process alters exposed top surfaces of conductive features (such as, for example, the contact plugs **115** and **117**). In some embodiments, the surfactant soaking process may be performed by soaking modules **403** and **405** of the apparatus **400**. In some embodiments, the surfactant soaking process comprises steps **309** and **311** (see FIG. 3B). In step **309**, the structure of FIG. 5 is soaked in a gas of first surfactant molecules. In step **311**, the structure of FIG. 5 is soaked in a gas of second surfactant molecules different from the first surfactant molecules. In some embodiments, step **311** may be omitted.

**[0042]** In some embodiments when step **311** is omitted, the step **309** is performed by the soaking module **403** and the soaking module **405** is not used. In such embodiments, in step **309**, the structure of FIG. 5 is transferred from the plasma module **401** into the soaking module **403** and the gas of the first surfactant molecules is flown into a chamber of the soaking module **403**. As described below in greater detail, such embodiments may be used when the top surfaces

of conductive features (such as, for example, the contact plugs 115 and 117) comprises a single metallic material, or when the top surfaces of the conductive features (such as, for example, the contact plugs 115 and 117) comprise two or more metallic materials.

[0043] In some embodiments when both step 309 and 311 are performed, both step 309 and 311 are performed by the soaking module 403 and the soaking module 405 is not used. In such embodiments, in step 309, the structure of FIG. 5 is transferred from the plasma module 401 into the soaking module 403 and the gas of the first surfactant molecules is flown into the chamber of the soaking module 403. After completing step 309, in step 911, the gas of the second surfactant molecules is flown in the chamber of the soaking module 403. As described below in greater detail, such embodiments may be used when the top surfaces of the conductive features (such as, for example, the contact plugs 115 and 117) comprise two or more metallic materials.

[0044] In some embodiments when both step 309 and 311 are performed, step 309 is performed by the soaking module 403 and step 311 is performed by the soaking module 405. In such embodiments, in step 309, the structure of FIG. 5 is transferred from the plasma module 401 into the soaking module 403 and the gas of the first surfactant molecules is flown into the chamber of the soaking module 403. After completing step 309, in step 911, the structure of FIG. 5 is transferred from the soaking module 403 into the soaking module 405 and the gas of the second surfactant molecules is flown into a chamber of the soaking module 405. As described below in greater detail, such embodiments may be used when the top surfaces of the conductive features (such as, for example, the contact plugs 115 and 117) comprise two or more metallic materials.

[0045] In some embodiments, the surfactant soaking process comprises step 313 (see FIG. 3C). In step 313, the structure of FIG. 5 is soaked in a gas comprising a mixture of first surfactant molecules and second surfactant molecules different from the first surfactant molecules. In some embodiments, step 313 is performed by the soaking module 403 and the soaking module 405 is not used. In such embodiments, in step 313, the structure of FIG. 5 is transferred from the plasma module 401 into the soaking module 403 and the gas comprising the mixture of the first surfactant molecules and the second surfactant molecules is flown into the chamber of the soaking module 403. As described below in greater detail, such embodiments may be used when the top surfaces of the conductive features (such as, for example, the contact plugs 115 and 117) comprise two or more metallic materials.

[0046] In some embodiments, the surfactant soaking process is performed for a soaking process time between about 20 sec to about 300 sec. In some embodiments, the surfactant soaking process forms surfactant layers 601 on the exposed top surfaces of the contact plugs 115 and 117. In some embodiments, the surfactant layers 601 are not formed on surfaces of the IMD layer 207<sub>1</sub> exposed by the openings 209 and 211. In some embodiments, the surfactant layers 601 may comprises one or more layers of the surfactant molecules. Each of the surfactant layers 601 may be a monolayer. In some embodiments, the surfaces of the IMD layer 207<sub>1</sub> exposed by the openings 209 and 211 may be free from surfactant molecules. As described below in greater detail, the surfactant layers 601 prevent the barrier layer

from forming over top surface of the conductive features (such as, for example, the contact plugs 115 and 117).

[0047] In some embodiments, the surfactant molecules comprise functional groups (also referred to as head groups) that bind to metal atoms of the conductive features (such as, for example, the contact plugs 115 and 117). The surfactant molecules may be unsaturated hydrocarbon molecules (such as alkene molecules, alkyne molecules, aromatic compounds, or the like) that comprise unsaturated carbon functional groups, molecules (such as alkylamine molecules, monoamine molecules, diamine molecules, triamine molecules, tetraamine molecules, or the like) that comprise nitrogen-based functional groups such as amine functional groups, molecules (such as aminoalkyne molecules, or the like) that comprise more than one functional group, or the like. In some embodiments when the surfactant molecules are molecules that comprise more than one functional group, each surfactant molecule may comprise an unsaturated carbon functional group, a nitrogen-based functional group (such as amine functional group), a combination thereof, or any functional group that binds to metal atoms. In some embodiments when the surfactant molecules are aminoalkyne molecules, each surfactant molecule comprises an unsaturated carbon functional group and a nitrogen-based functional group (such as amine functional group). The alkene molecules have a chemical formula  $C_nH_{2n+1}CH=CHC_mH_{2m+1}$ , with  $n$  and  $m$  being in a range from 0 to 10, and with  $n$  and  $m$  being equal or different from one another. The alkyne molecules have a chemical formula  $C_nH_{2n+1}C\equiv CC_mH_{2m+1}$ , with  $n$  and  $m$  being in a range from 0 to 10, and with  $n$  and  $m$  being equal or different from one another. The alkylamine molecules have a chemical formula  $C_nH_{2n+1}NH_2$ , with  $n$  being in a range from 1 to 10, a chemical formula  $(C_nH_{2n+1})(C_mH_{2m+1})NC_2H_4N(C_jH_{2j+1})(C_kH_{2k+1})$ , with  $n, m, j$  and  $k$  being in a range from 0 to 10, a chemical formula  $(C_nH_{2n+1})(C_mH_{2m+1})NC_2H_4N(C_lH_{2l+1})C_2H_4N(C_jH_{2j+1})(C_kH_{2k+1})$ , with  $n, m, j, k$  and  $l$  being in a range from 0 to 10, or a chemical formula  $N(C_2H_4N)_3(C_nH_{2n+1})(C_mH_{2m+1})(C_jH_{2j+1})(C_kH_{2k+1})(C_iH_{2i+1})(C_hH_{2h+1})$ , with  $n, m, j, k, i$  and  $h$  being in a range from 0 to 10.

[0048] FIG. 7A illustrate various surfactant molecules in accordance with some embodiments. The surfactant molecules 701, 705 and 707 are alkyne molecules that comprise unsaturated carbon functional groups 703 such as alkyne moieties. The surfactant molecule 701 has a chemical formula  $C_2H_5C\equiv CC_2H_5$ . The surfactant molecule 705 has a chemical formula  $C_4H_9C\equiv CC_4H_9$ . The surfactant molecule 707 has a chemical formula  $C_6H_{13}C\equiv CC_6H_{13}$ . A length of the surfactant molecule 705 is greater than a length of the surfactant molecule 701. A length of the surfactant molecule 707 is greater than lengths of the surfactant molecules 701 and 705. The surfactant molecules 701, 705 and 707 bond to a metallic material through the unsaturated carbon functional groups 703. Longer surfactant molecules provide enhanced electron density of  $C\equiv C$  bonds and enhanced coverage of the surface of the metallic material per adsorbed surfactant molecule.

[0049] FIG. 7B illustrates a surfactant molecule in accordance with some embodiments. The surfactant molecule 709 is an alkylamine molecule having a nitrogen-based functional group 711 at one end of the molecule. The surfactant molecule 709 has a chemical formula  $C_6H_{13}NH_2$ . The surfactant molecule 709 bonds to a metallic material through the nitrogen-based functional group 711.

[0050] FIG. 7C illustrate various surfactant molecules in accordance with some embodiments. The surfactant molecules 713, 715, 717, 719, 721, 723, and 725 are molecules that comprise both unsaturated carbon functional groups 703 and nitrogen-based functional groups 711. The surfactant molecule 713 is a linear molecule comprising an unsaturated carbon functional group 703 at one end of the molecule and a nitrogen-based functional group 711 at opposite end of the molecule. The surfactant molecule 715 is a linear molecule comprising an unsaturated carbon functional group 703 at an interior of the molecule and a nitrogen-based functional group 711 at one end of the molecule, with R being a hydrocarbon such as, for example,  $C_nH_{2n+1}$ . The surfactant molecule 717 is a linear molecule comprising an unsaturated carbon functional group 703 at an interior of the molecule and a nitrogen-based functional group 711 at one end of the molecule. The surfactant molecule 719 is a linear molecule comprising an unsaturated carbon functional group 703 and a nitrogen-based functional group 711 at an interior of the molecule. The surfactant molecule 721 is a cyclic molecule comprising a ring of carbon atoms, the ring comprising unsaturated carbon functional groups 703, and a nitrogen-based functional group 711 being bonded to the ring. The surfactant molecule 723 is a heterocyclic molecule comprising a ring made of carbon and nitrogen atoms, the ring comprising unsaturated carbon functional groups 703 and a nitrogen-based functional group 711. The surfactant molecule 725 is a heterocyclic molecule comprising a ring made of carbon and nitrogen atoms, the ring comprising unsaturated carbon functional groups 703 and a nitrogen-based functional group 711. As described below in greater detail, the surfactant molecules 713, 715, 717, 719, 721, 723, and 725 bond to a metallic material through unsaturated carbon functional groups 703 or nitrogen-based functional groups 711 depending on the electropositivity of the metallic material.

[0051] FIG. 8 illustrates a cross-sectional view of a surfactant soaking process performed on a surface of a metallic layer 801 in accordance with some embodiments. The metallic layer 801 may be a top portion of a conductive feature (such as, for example, the contact plug 115 or 117 illustrated in FIG. 5). The metallic layer 801 may comprise tungsten, molybdenum, cobalt, ruthenium, or copper, which have been ordered according to decreasing electropositivity. In some embodiments when surfactant molecules comprise molecules having the unsaturated carbon functional groups 703 such as, for example, the surfactant molecule 705, the surfactant molecules are bonded to atoms of the metallic layer 801 through the unsaturated carbon functional groups 703. Bond strength between the unsaturated carbon functional group 703 and an atom of the metallic layer 801 is greater for the metallic layer 801 having a lesser electropositivity. Bond strength between the unsaturated carbon functional group 703 and a copper atom is greater than bond strength between the unsaturated carbon functional group 703 and a ruthenium atom. Bond strength between the unsaturated carbon functional group 703 and a ruthenium atom is greater than bond strength between the unsaturated carbon functional group 703 and a cobalt atom. Bond strength between the unsaturated carbon functional group 703 and a cobalt atom is greater than bond strength between the unsaturated carbon functional group 703 and a molybdenum atom. Bond strength between the unsaturated carbon functional group 703 and a molybdenum atom is greater

than bond strength between the unsaturated carbon functional group 703 and a tungsten atom. Accordingly, due to the strong bonding, the surfactant molecules having unsaturated carbon functional groups 703 sufficiently cover the metallic layer 801 made of copper. Furthermore, due to the weak bonding, the surfactant molecules having unsaturated carbon functional groups 703 may partially cover or do not cover the metallic layer 801 made of tungsten, molybdenum, cobalt, or ruthenium. In some embodiments when the metallic layer 801 is made of tungsten, molybdenum, cobalt, or ruthenium, the surfactant molecules having unsaturated carbon functional groups 703 may not be used while performing the surfactant soaking process.

[0052] FIG. 9 illustrates a cross-sectional view of a surfactant soaking process performed on the surface of the metallic layer 801 in accordance with some embodiments. In some embodiments when surfactant molecules comprise molecules having the nitrogen-based functional groups 711 such as, for example, the surfactant molecule 709, the surfactant molecules are bonded to atoms of the metallic layer 801 through the nitrogen-based functional groups 711. Bond strength between the nitrogen-based functional groups 711 and an atom of the metallic layer 801 is greater for metallic layer 801 having a greater electropositivity. Bond strength between the nitrogen-based functional groups 711 and a tungsten atom is greater than bond strength between the nitrogen-based functional groups 711 and a molybdenum atom. Bond strength between the nitrogen-based functional groups 711 and a molybdenum atom is greater than bond strength between the nitrogen-based functional groups 711 and a cobalt atom. Bond strength between the nitrogen-based functional groups 711 and a cobalt atom is greater than bond strength between the nitrogen-based functional groups 711 and a ruthenium atom. Bond strength between the nitrogen-based functional groups 711 and a ruthenium atom is greater than bond strength between the nitrogen-based functional groups 711 and a copper atom. Accordingly, due to the strong bonding, the surfactant molecules having nitrogen-based functional groups 711 sufficiently cover the metallic layer 801 made of tungsten, molybdenum, cobalt, or ruthenium. Furthermore, due to the weak bonding, the surfactant molecules having nitrogen-based functional groups 711 partially cover or do not cover the metallic layer 801 made of copper. In some embodiments when the metallic layer 801 is made of copper, the surfactant molecules having nitrogen-based functional groups 711 may not be used while performing the surfactant soaking process.

[0053] FIG. 10 illustrates a cross-sectional view of a surfactant soaking process performed on a surface of a metallic layer 801 in accordance with some embodiments. In some embodiments when surfactant molecules comprise molecules having both unsaturated carbon functional groups 703 and the nitrogen-based functional groups 711 such as, for example, the surfactant molecules 717, the surfactant molecules are bonded to atoms of the metallic layer 801 through the unsaturated carbon functional groups 703 or the nitrogen-based functional groups 711. In some embodiments when the metallic layer 801 is made of copper, surfactant molecules are bonded to atoms of the metallic layer 801 through the unsaturated carbon functional groups 703. In some embodiments when the metallic layer 801 is made of tungsten, molybdenum, cobalt, or ruthenium, surfactant molecules are bonded to atoms of the metallic layer 801 through the nitrogen-based functional groups 711.

[0054] FIGS. 11A and 11B illustrate cross-sectional views of a surfactant soaking process performed on a surface of a metallic layer 1101 in accordance with some embodiments. The metallic layer 1101 may comprise a first metallic material 1103 and a second metallic material 1105 different from the first metallic material 1103. The first metallic material 1103 may be more electropositive than the second metallic material 1105. The first metallic material 1103 may be made of tungsten, molybdenum, cobalt, ruthenium, or a combination thereof. The second metallic material 1105 may be made of copper. In some embodiments, the surfactant soaking process may be performed according to the method 305 (see FIG. 3B).

[0055] Referring to FIG. 11A, the surface of the metallic layer 1101 is soaked in a gas of surfactant molecules 1107. The surfactant molecules 1107 may be molecules having only unsaturated carbon functional groups. The surfactant molecules 1107 are adsorbed on the surface of the metallic layer 1101, such that the surfactant molecules 1107 partially cover a surface of the first metallic material 1103 and fully cover a surface of the second metallic material 1105 due to the difference in electropositivity. The surfactant molecules 1107 are adsorbed on the surface of the metallic layer 1101 through unsaturated carbon functional groups (such as, for example, unsaturated carbon functional groups 703 illustrated in FIG. 7A).

[0056] Referring to FIG. 11B, the surface of the metallic layer 1101 is soaked in a gas of surfactant molecules 1109. The surfactant molecules 1109 may be molecules having only nitrogen-based functional groups. The surfactant molecules 1109 are adsorbed on the surface of the metallic layer 1101 such that the surfactant molecules 1109 fully cover the uncovered portions of the surface of the first metallic material 1103. The surfactant molecules 1109 are adsorbed on the surface of the metallic layer 1101 through nitrogen-based functional groups (such as, for example, nitrogen-based functional groups 711 illustrated in FIG. 7B). In some embodiments, the adsorbed surfactant molecules 1107 and 1109 form a surfactant layer on the surface of the metallic layer 1101.

[0057] In some embodiments, the surfactant soaking process described above with reference to FIGS. 11A and 11B is performed using a single soaking module (such as, for example, the soaking module 403 or 405 of the apparatus 400 illustrated in FIG. 4). In other embodiments, the process steps described above with reference to FIG. 11A is performed using a first soaking module (such as, for example, the soaking module 403 of the apparatus 400 illustrated in FIG. 4) and the process steps described above with reference to FIG. 11B is performed using a second soaking module (such as, for example, the soaking module 405 of the apparatus 400 illustrated in FIG. 4).

[0058] FIGS. 12A and 12B illustrate cross-sectional views of a surfactant soaking process performed on the surface of the metallic layer 1101 in accordance with some embodiments. In some embodiments, the surfactant soaking process may be performed according to the method 305 (see FIG. 3B). Referring to FIG. 12A, the surface of the metallic layer 1101 is soaked in a gas of surfactant molecules 1109. The surfactant molecules 1109 may be molecules having only nitrogen-based functional groups. The surfactant molecules 1109 are adsorbed on the surface of the metallic layer 1101, such that surfactant molecules 1109 fully cover the surface of the first metallic material 1103 and partially cover the

surface of the second metallic material 1105 due to the difference in electropositivity. The surfactant molecules 1109 are adsorbed on the surface of the metallic layer 1101 through nitrogen-based functional groups (such as, for example, nitrogen-based functional groups 711 illustrated in FIG. 7B).

[0059] Referring to FIG. 12B, the surface of the metallic layer 1101 is soaked in a gas of surfactant molecules 1107. The surfactant molecules 1107 may be molecules having only unsaturated carbon functional groups. The surfactant molecules 1107 are adsorbed on the surface of the metallic layer 1101, such that surfactant molecules 1107 fully cover the uncovered portions of the surface of the second metallic material 1105. The surfactant molecules 1107 are adsorbed on the surface of the metallic layer 1101 through unsaturated carbon functional groups (such as, for example, unsaturated carbon functional groups 703 illustrated in FIG. 7A). In some embodiments, the adsorbed surfactant molecules 1107 and 1109 form a surfactant layer on the surface of the metallic layer 1101.

[0060] In some embodiments when the first metallic material 1103 is made of cobalt, by soaking the metallic layer 1101 first in the surfactant molecules 1109 and subsequently in the surfactant molecules 1107, carbide formation due to bonding of cobalt and unsaturated hydrocarbons is reduced or avoided.

[0061] In some embodiments, the surfactant soaking process described above with reference to FIGS. 12A and 12B is performed using a single soaking module (such as, for example, the soaking module 403 or 405 of the apparatus 400 illustrated in FIG. 4). In other embodiments, the process steps described above with reference to FIG. 12A is performed using a first soaking module (such as, for example, the soaking module 403 of the apparatus 400 illustrated in FIG. 4) and the process steps described above with reference to FIG. 12B is performed using a second soaking module (such as, for example, the soaking module 405 of the apparatus 400 illustrated in FIG. 4).

[0062] FIG. 13 illustrates a cross-sectional view of a surfactant soaking process performed on the surface of the metallic layer 1101 in accordance with some embodiments. In some embodiments, the surfactant soaking process may be performed according to the method 305 (see FIG. 3C). In some embodiments, the surface of the metallic layer 1101 is soaked in a gas comprising a mixture of surfactant molecules 1107 and 1109. The surfactant molecules 1107 and 1109 are adsorbed to the surface of the metallic layer 1101, such that the surface of the first metallic material 1103 is predominantly covered by the surfactant molecules 1109 and portions of the surface of the first metallic material 1103 not covered by the surfactant molecules 1109 are covered by the surfactant molecules 1107 due to the difference in electropositivity. Furthermore, the surface of the second metallic material 1105 is predominantly covered by the surfactant molecules 1107 and portions of the surface of the second metallic material 1105 not covered by the surfactant molecules 1107 are covered by the surfactant molecules 1109 due to the difference in electropositivity. The surfactant molecules 1107 are adsorbed on the surface of the metallic layer 1101 through unsaturated carbon functional groups (such as, for example, unsaturated carbon functional groups 703 illustrated in FIG. 7A). The surfactant molecules 1109 are adsorbed on the surface of the metallic layer 1101 through nitrogen-based functional groups (such as, for

example, nitrogen-based functional groups **711** illustrated in FIG. 7B). The adsorbed surfactant molecules **1107** and **109** form a surfactant layer on the surface of the metallic layer **1101**. In some embodiments, the surfactant soaking process described above with reference to FIG. 13 is performed using a single soaking module (such as, for example, the soaking module **403** or **405** of the apparatus **400** illustrated in FIG. 4).

[0063] FIG. 14 illustrates a cross-sectional view of a surfactant soaking process performed on the surface of the metallic layer **1101** in accordance with some embodiments. In some embodiments, the surfactant soaking process may be performed according to step **309** of the method **305** (see FIG. 3B). In some embodiments, the surface of the metallic layer **1101** is soaked in a gas of surfactant molecules **1401**. The surfactant molecules **1401** may be molecules having both unsaturated carbon functional groups and nitrogen-based functional groups. The surfactant molecules **1401** are adsorbed on the surface of the metallic layer **1101**, such that surfactant molecules **1401** fully cover both the surface of the first metallic material **1103** and the surface of the second metallic material **1105**. The surfactant molecules **1401** are adsorbed on the surface of the first metallic material **1103** through nitrogen-based functional groups (such as, for example, nitrogen-based functional groups **711** illustrated in FIG. 7C). The surfactant molecules **1401** are adsorbed on the surface of the second metallic material **1105** through unsaturated carbon functional groups (such as, for example, unsaturated carbon functional groups **703** illustrated in FIG. 7C). In some embodiments, the adsorbed surfactant molecules **1401** form a surfactant layer on the surface of the metallic layer **1101**.

[0064] Referring to FIGS. 3A, 4 and 15, in step **307**, a barrier layer **1501** is formed in the openings **209** and **211**, and over the IMD layer **207<sub>1</sub>**. The barrier layer **1501** may comprise titanium, titanium nitride, tantalum, tantalum nitride, a combination thereof, a multilayer thereof, or the like. In some embodiments, the barrier layer **1501** is deposited using an ALD process. The surfactant soaking process described above with reference to FIG. 6 alters an ALD deposition rate of the barrier layer **1501** over the top surfaces of the contact plugs **115** and **117**. In some embodiments, the surfactant soaking process suppresses the ALD deposition rate of the barrier layer **1501** over the surfactant layer **601**, such that the barrier layer **1501** is deposited on the exposed surfaces of the IMD layer **207<sub>1</sub>** and is not deposited over the top surfaces of the contact plugs **115** and **117**. In some embodiments, the barrier layer **1501** may be formed using a deposition module **407** of the apparatus **400**. In such embodiments, the structure of the FIG. 6 is transferred from the soaking modules **403** or **405** to the deposition module **407**. In some embodiments, the barrier layer **1501** has a thickness between about 0 Å and about 20 Å.

[0065] FIG. 16 illustrates a magnified view of a region **1503** of the structure shown in FIG. 15 in accordance with some embodiments. In some embodiments when the surfactant molecules are alkyne molecules **1601**, the alkyne molecules **1601** are bonded to a conductive material of the contact plug **115** through alkyne moieties **1603**. In some embodiments, the alkyne moieties **1603** of the alkyne molecules **1601** are bonded to conductive material of the contact plug **115** by coordinate covalent bonds. In some embodiments, the alkyne molecules **1601** are bonded to the exposed surface of the contact plug **115** such that no alkyne molecule

is bonded at corners of the via opening **209<sub>1</sub>**. In such embodiments, the barrier layer **1501** is deposited such that the barrier layer **1501** fully covers sidewalls of the via opening **209<sub>1</sub>** and physically contacts the top surface of the contact plug **115**. In some embodiments, the barrier layer **1501** may partially extend along the top surface of the contact plug **115**.

[0066] FIG. 17 illustrates a magnified view of the region **1503** of the structure shown in FIG. 15 in accordance with some embodiments. In some embodiments when the surfactant molecules are alkyne molecules **1601**, the alkyne molecules **1601** are bonded to a conductive material of the contact plug **115** through alkyne moieties **1603**. In some embodiments, the alkyne moieties **1603** of the alkyne molecules **1601** are bonded to conductive material of the contact plug **115** by coordinate covalent bonds. In some embodiments, the alkyne molecules **1601** are bonded to the exposed surface of the contact plug **115** such that the alkyne molecules **1601** cover corners of the via opening **209<sub>1</sub>**. In such embodiments, the barrier layer **1501** is deposited such that the barrier layer **1501** partial covers the sidewalls of the via opening **209<sub>1</sub>** and does not cover the corners of the via opening **209<sub>1</sub>** due to the steric hindrance effect. In some embodiments, the barrier layer **1501** is not in physical contact with the top surface of the contact plug **115**.

[0067] Referring to FIG. 18, in some embodiments, after forming the barrier layer **1501**, a plasma process is performed on the barrier layer **1501** to densify the material of the barrier layer **1501**. In some embodiments, the plasma process is an H<sub>2</sub> plasma process. In some embodiments, the H<sub>2</sub> plasma process further removes the surfactant layer **601** (see FIG. 15) and exposes the top surfaces of the contact plugs **115** and **117**.

[0068] Referring to FIG. 19, an adhesion layer **1901** is formed over the barrier layer **1501** within the openings **209** and **211**, and over the IMD layer **207<sub>1</sub>**. The adhesion layer **1901** may comprise cobalt, ruthenium, an alloy thereof, a combination thereof, a multilayer thereof, or the like, and may be formed by ALD, CVD, PVD, sputtering, a combination thereof, or the like. In some embodiments, the adhesion layer **1901** may comprise a layer of cobalt, a layer of ruthenium, or a multi-layer comprising a layer of cobalt and a layer of ruthenium. The adhesion layer **1901** extends along the surfaces of the contact plugs **115** and **117**. In some embodiments, the adhesion layer **1901** has a thickness between about 0 Å and about 40 Å.

[0069] Referring to FIG. 20, a seed layer **2001** is formed over the adhesion layer **1901** within the openings **209** and **211**, and over the IMD layers **207<sub>1</sub>**. The seed layer **2001** may comprise copper, titanium, nickel, gold, manganese, a combination thereof, a multilayer thereof, or the like, and may be formed by ALD, CVD, PVD, sputtering, a combination thereof, or the like. Subsequently, a conductive layer **2003** is formed over the seed layer **2001** within the openings **209** and **211**, and over the IMD layers **207<sub>1</sub>**. In some embodiments, the conductive layer **2003** overfills the openings **209** and **211**. The conductive layer **2003** may comprise copper, aluminum, tungsten, ruthenium, cobalt, combinations thereof, alloys thereof, multilayers thereof, or the like, and may be formed using, for example, plating, or other suitable methods. In some embodiments, the seed layer **2001** has a thickness between about 0 Å and about 200 Å.

[0070] Referring to FIG. 21, portions of the barrier layer **1501**, the adhesion layer **1901**, the seed layer **2001**, and the



conductive layer **2003** overfilling the openings **209** and **211** (see, for example, FIG. 2) are removed to expose a top surface of the IMD layer **207<sub>1</sub>**. In some embodiments, the removal process may be a planarization process comprising a CMP process, a grinding process, an etching process, a combination thereof, or the like. Remaining portions of the barrier layer **1501**, the adhesion layer **1901**, the seed layer **2001**, and the conductive layer **2003** filling the via openings **209<sub>1</sub>** and **211<sub>1</sub>** (see, for example, FIG. 2) form conductive vias **2101<sub>1</sub>**, and remaining portions of the barrier layer **1501**, the adhesion layer **1901**, the seed layer **2001**, and the conductive layer **2003** filling the line openings **2092** and **2112** (see, for example, FIG. 2) form conductive lines **2103<sub>1</sub>**. In some embodiments, topmost surfaces of the conductive lines **2103<sub>1</sub>** are substantially coplanar or level with a topmost surface of the IMD layer **207<sub>1</sub>** within process variations of the planarization process.

[0071] In some embodiments when the conductive layer **2003** comprises copper, capping layers **2107** may be selectively formed over the conductive lines **11031**. The capping layers **2107** may comprise cobalt, ruthenium, an alloy thereof, a combination thereof, a multilayer thereof, or the like, and may be formed by ALD, CVD, PVD, sputtering, a combination thereof, or the like. In some embodiments, each of the capping layers **2107** may comprise a layer of cobalt, a layer of ruthenium, or a multi-layer comprising a layer of cobalt and a layer of ruthenium. In some embodiments, the capping layers **2107** have a thickness between about 0 Å and about 50 Å.

[0072] FIG. 22 illustrates a magnified view of a region **2105** of the structure shown in FIG. 21 in accordance with some embodiments. In the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** fully covers and is in physical contact with sidewalls of the ESL **205<sub>1</sub>**, and is in physical contact with the top surface of the contact plug **115**. The barrier layer **1501** does not extend along the top surface of the contact plug **115**, but covers corners formed by the sidewalls of the ESL **205<sub>1</sub>** and the top surface of the contact plug **115**. In the illustrated embodiment, the adhesion layer **1901** extends along and is in physical contact with the top surface of the contact plug **115**. By selectively depositing the barrier layer **1501** in the openings **209** and **211** (see, for example, FIG. 2), an amount (or volume) of the barrier layer **1501** within the openings **209** and **211** is reduced. As a result, a contact resistance between the conductive vias **2101<sub>1</sub>** and respective ones of the contact plugs **115** and **117** (see FIG. 21) is reduced.

[0073] FIG. 23 illustrates a magnified view of the region **2105** of the structure shown in FIG. 21 in accordance with some embodiments. In the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** partially covers and is in physical contact with sidewalls of the ESL **205<sub>1</sub>**, does not extend along the top surface of the contact plug **115**, and does not cover corners formed by the sidewalls of the ESL **205<sub>1</sub>** and the top surface of the contact plug **115**. In some embodiments, the adhesion layer **1901** covers corners formed by the sidewalls of the ESL **205<sub>1</sub>** and the top surface of the contact plug **115**, is in physical contact with the sidewalls of the ESL **205<sub>1</sub>**, and extends along and is in physical contact with the top surface of the contact plug **115**. By selectively depositing the barrier layer **1501** in the openings **209** and **211** (see, for example, FIG. 2), an amount (or volume) of the barrier layer **1501** within the openings **209** and **211** is reduced. As a result, a contact resistance

between the conductive vias **2101<sub>1</sub>** and respective ones of the contact plugs **115** and **117** (see FIG. 21) is reduced.

[0074] FIGS. 24 and 25 illustrate formation of a metallization layer **203<sub>2</sub>** over the metallization layer **203<sub>1</sub>**. Referring to FIG. 24, in some embodiments, process steps for forming the metallization layer **203<sub>2</sub>** start with forming an ESL **205<sub>2</sub>** over the metallization layer **203<sub>1</sub>**. In some embodiments, the ESL **205<sub>2</sub>** is formed using similar materials and methods as the ESL **205<sub>1</sub>** described above with reference to FIG. 2, and the description is not repeated herein. Subsequently, an IMD layer **207<sub>2</sub>** is formed over the ESL **205<sub>2</sub>**. In some embodiments, the IMD layer **207<sub>2</sub>** is formed using similar materials and methods as the IMD layer **207<sub>1</sub>** described above with reference to FIG. 2, and the description is not repeated herein.

[0075] In some embodiments, the IMD layer **207<sub>2</sub>** and the ESL **205<sub>2</sub>** are patterned to form opening **2401** and **2403** therein. In some embodiments, the opening **2401** and **2403** are formed in a similar manner as the openings **209** and **211** described above with reference to FIG. 2, and the description is not repeated herein. In some embodiments, the patterning process also removes portions of the capping layers **2107** exposed by the openings **2401** and **2403**. In some embodiments, the portions of the capping layers **2107** exposed by the openings **2401** and **2403** are fully removed, such that the openings **2401** and **2403** expose the material of the conductive layer **2003**. In other embodiments, the portions of the capping layers **2107** exposed by the opening **2401** and **2403** are partially removed, such that the openings **2401** and **2403** expose the material of the conductive layer **2003** and the material of the capping layers **2107**. In some embodiments, exposed top portion of the conductive line **2103<sub>1</sub>** comprises two or more metallic materials and has a structure similar to the metallic layer **1101** illustrated in FIGS. 11A, 11B, 12A, 12B, 13, and 14.

[0076] Referring to FIG. 25, interconnects, such as conductive vias **2101<sub>2</sub>** and conductive lines **2103<sub>2</sub>**, are formed in the openings **2401** and **2402** (see FIG. 24). In some embodiments, the conductive vias **2101<sub>2</sub>** and the conductive lines **2103<sub>2</sub>** may have similar structures as the conductive vias **2101<sub>1</sub>** and the conductive lines **2103<sub>1</sub>**, with similar features being labeled by similar numerical references.

[0077] In some embodiments when the portions of the capping layers **2107** exposed by the openings **2401** and **2403** are fully removed, the conductive vias **2101<sub>2</sub>** and the conductive lines **2103<sub>2</sub>** may be formed by: performing an oxide reduction process according to step 303 of the method 300 (see FIGS. 3A and 5), performing a surfactant soaking process according to the method 305 (see FIGS. 3B and 6), with step 311 being omitted, forming the barrier layer **1501** according to process steps described above with reference to FIG. 15, and forming adhesion layer **1901**, the seed layer **2001**, the conductive layer **2003**, and the capping layers **2107** according to process steps described above with reference to FIGS. 18-21, and the description is not repeated herein.

[0078] In some embodiments when the portions of the capping layers **2107** exposed by the openings **2401** and **2403** are partially removed, the conductive vias **1101<sub>2</sub>** and the conductive lines **1103<sub>2</sub>** may be formed by: performing an oxide reduction process according to step 303 of the method 300 (see FIGS. 3A and 5), performing a surfactant soaking process, forming the barrier layer **1501** according to process steps described above with reference to FIG. 15, and form-

ing adhesion layer **1901**, the seed layer **2001**, the conductive layer **2003**, and the capping layers **2107** according to process steps described above with reference to FIGS. **18-21**, and the description is not repeated herein. In some embodiments, the surfactant soaking process is performed according to the method **305** as described above with reference to FIGS. **3B**, **4**, **11A**, and **11B**, and the description is not repeated herein. In some embodiments, the surfactant soaking process is performed according to the method **305** as described above with reference to FIGS. **3B**, **4**, **12A**, and **12B**, and the description is not repeated herein. In some embodiments, the surfactant soaking process is performed according to the method **305** as described above with reference to FIGS. **3C**, **4**, and **13**, and the description is not repeated herein. In some embodiments, the surfactant soaking process is performed according to the method **305** as described above with reference to FIGS. **3B**, **4**, and **14**, and the description is not repeated herein.

**[0079]** FIG. **26** illustrates a magnified view of a region **2501** of the structure shown in FIG. **25** in accordance with some embodiments. In the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** fully covers and is in physical contact with sidewalls of the ESL **205<sub>2</sub>** and the capping layer **2107**, and is in physically contact with the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**. The barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**, but covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**. In the illustrated embodiment, the adhesion layer **1901** extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**. By selectively depositing the barrier layer **1501** in the openings within the ESL **205<sub>2</sub>** and the IMD layer **207<sub>2</sub>**, an amount (or volume) of the barrier layer **1501** within the openings is reduced. As a result, a contact resistance between the conductive vias **2101<sub>2</sub>** and respective conductive lines **2103<sub>1</sub>** is reduced.

**[0080]** FIG. **27** illustrates a magnified view of the region **2501** of the structure shown in FIG. **25** in accordance with some embodiments. In the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**, fully covers and is in physical contact with sidewalls of the ESL **205<sub>2</sub>**, partially covers and is in physical contact with sidewalls of the capping layer **2107**, and does not cover corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**. In some embodiments, the adhesion layer **1901** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**, is in physical contact with the sidewalls of the capping layer **2107**, and extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **2103<sub>1</sub>**. By selectively depositing the barrier layer **1501** in the openings within the ESL **205<sub>2</sub>** and the IMD layer **207<sub>2</sub>**, an amount (or volume) of the barrier layer **1501** within the openings is reduced. As a result, a contact resistance between the conductive vias **2101<sub>2</sub>** and respective conductive lines **2103<sub>1</sub>** is reduced.

**[0081]** Referring to FIG. **28**, one or more metallization layers are formed over the metallization layer **203<sub>2</sub>**, until a

metallization layer **203<sub>M</sub>** is formed. In some embodiments, the metallization layer **203<sub>M</sub>** is the final metallization layer of the interconnect structure **201**. In some embodiments,  $M$  may be between 1 and 5. In some embodiments, the intermediate metallization layers between the metallization layer **203<sub>2</sub>** and the metallization layer **203<sub>M</sub>** are formed in a similar manner as the metallization layer **203<sub>1</sub>** and the description is not repeated herein. In other embodiments, the metallization layer **203<sub>M</sub>** is not the final metallization layer of the interconnect structure **201** and additional metallization layers are formed over the metallization layer **203<sub>M</sub>**.

**[0082]** In some embodiments, process steps for forming the metallization layer **203<sub>M</sub>** start with forming an ESL **205<sub>M</sub>** over a previous metallization layer. In some embodiments, the ESL **205<sub>M</sub>** is formed using similar materials and methods as the ESL **205<sub>1</sub>** described above with reference to FIG. **2**, and the description is not repeated herein. Subsequently, an IMD layer **207<sub>M</sub>** is formed over the ESL **205<sub>M</sub>**. In some embodiments, the IMD layer **207<sub>M</sub>** is formed using similar materials and methods as the IMD layer **207<sub>1</sub>** described above with reference to FIG. **2**, and the description is not repeated herein.

**[0083]** In some embodiments, interconnects, such as conductive vias **1101<sub>M</sub>** and conductive lines **1103<sub>M</sub>**, are formed in the IMD layer **207<sub>M</sub>** and the ESL **205<sub>M</sub>**. In some embodiments, the conductive vias **1101<sub>M</sub>** and the conductive lines **1103<sub>M</sub>** may have similar structures as the conductive vias **1101<sub>2</sub>** and the conductive lines **1103<sub>2</sub>**, with similar features being labeled by similar numerical references. In some embodiments, the conductive vias **1101<sub>M</sub>** and the conductive lines **1103<sub>M</sub>** may be formed using process steps as described above with reference to FIGS. **24** and **25**, and the description is not repeated herein.

**[0084]** Referring back to FIG. **26**, a magnified view of a region **2801** of the structure shown in FIG. **28** is illustrated in accordance with some embodiments. In the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** fully covers and is in physical contact with sidewalls of the ESL **205<sub>M</sub>** and the capping layer **2107**, and is in physically contact with the top surface of the conductive layer **2003** of the conductive line **2103<sub>M-1</sub>**. The barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **2103<sub>M-1</sub>**, but covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **2103<sub>M-1</sub>**. In the illustrated embodiment, the adhesion layer **1901** extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **2103<sub>M-1</sub>**. By selectively depositing the barrier layer **1501** in the openings within the ESL **205<sub>M</sub>** and the IMD layer **207<sub>M</sub>**, an amount (or volume) of the barrier layer **1501** within the openings is reduced. As a result, a contact resistance between the conductive vias **2101<sub>M</sub>** and respective conductive lines **2103<sub>M-1</sub>** is reduced.

**[0085]** Referring back to FIG. **27**, a magnified view of the region **2801** of the structure shown in FIG. **28** is illustrated in accordance with some embodiments. In the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **2103<sub>M-1</sub>**, fully covers and is in physical contact with sidewalls of the ESL **205<sub>M</sub>**, partially covers and is in physical contact with sidewalls of the capping layer **2107**, and does not cover corners formed by the sidewalls of the capping layer **2107**

and the top surface of the conductive layer **2003** of the conductive line **2103**<sub>M-1</sub>. In some embodiments, the adhesion layer **1901** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **2103**<sub>M-1</sub>, is in physical contact with the sidewalls of the capping layer **2107**, and extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **2103**<sub>M-1</sub>. By selectively depositing the barrier layer **1501** in the openings within the ESL **205**<sub>M</sub> and the IMD layer **207**<sub>M</sub>, an amount (or volume) of the barrier layer **1501** within the openings is reduced. As a result, a contact resistance between the conductive vias **2101**<sub>M</sub> and respective conductive lines **2103**<sub>M-1</sub> is reduced.

**[0086]** FIG. 29 illustrates concentration profiles of various elements within conductive via **2101**<sub>2</sub> and the conductive line **2103**<sub>1</sub> in accordance with some embodiments. In the illustrated embodiment, the concentration profiles of various elements are illustrated along a line **2803** illustrated in FIG. 28. In some embodiments, the concentration profiles may be determined by energy-dispersive X-ray spectroscopy (EDX), electron energy loss spectroscopy (EELS), secondary ion mass spectrometry (SIMS), or the like. In some embodiments when the barrier layer **1501** comprises tantalum nitride, the adhesion layer **1901** comprises cobalt, the seed layer **2001** comprises copper, and the conductive layer **2003** comprises copper, the solid curve **2901** illustrates the concentration profile of copper, the dash-dotted curve **2903** illustrates the concentration profile of tantalum, and the dashed curve **2905** illustrates the concentration profile of cobalt. In some embodiments, the concentration of copper dips at a bottom of the conductive via **2101**<sub>2</sub> and at a bottom of the conductive line **2103**<sub>1</sub>. In some embodiments, the concentration of cobalt reaches a maximal value at the bottom of the conductive via **2101**<sub>2</sub>. In some embodiments, the concentration of tantalum reaches a maximal value at the bottom of the conductive line **2103**<sub>1</sub>. In some embodiments, the concentration of tantalum at the bottom of the conductive via **2101**<sub>2</sub> is less than the concentration of tantalum at the bottom of the conductive line **2103**<sub>1</sub>.

**[0087]** FIG. 30 illustrates a cross-sectional view of a semiconductor device **3000** in accordance with some embodiments. In some embodiments, the semiconductor device **3000** comprises the interconnect structure **3001** having metallization layers **3003**<sub>1</sub> to **3003**<sub>M</sub>, such that the metallization layers **3003**<sub>1</sub> to **3003**<sub>M</sub> comprise conductive vias **3005**<sub>1</sub> to **3005**<sub>M</sub> and conductive lines **3307**<sub>1</sub> to **3307**<sub>M</sub>, respectively. The semiconductor device **3000** may be formed in a similar manner as the semiconductor device **100** (see FIG. 28), with similar features being labeled by similar numerical references. In particular, the metallization layers **3003**<sub>1</sub> to **3003**<sub>M</sub> including conductive vias **3005**<sub>1</sub> to **3005**<sub>M</sub> and conductive lines **3307**<sub>1</sub> to **3307**<sub>M</sub> may be formed using process steps similar to process steps described above with reference to FIGS. 2, 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13-28. In the illustrated embodiment, the process for removing the surfactant layers **601** (see FIG. 15) as described above with reference to FIG. 18 is performed after forming the adhesion layers **1901**. In such embodiments, the surfactant layers **601** suppress the deposition rate of the adhesion layers **1901** over underlying conductive features (such as contact plugs **115** and **117**, and conductive lines **3007**<sub>1</sub> to **3007**<sub>M</sub>), such that the adhesion layers **1901** are not deposited over the underlying conductive features.

**[0088]** FIG. 31 illustrates a magnified view of a region **3009** of the semiconductor device **3000** (see FIG. 30) in accordance with some embodiments. The region **3009** has a similar structure as the region **2105** illustrated in FIG. 22, with the distinction that the adhesion layer **1901** does not extend along the top surface of the contact plug **115** and is not in physical contact with the top surface of the contact plug **115**. In the illustrated embodiment, the seed layer **2001** extends along and is in physical contact with the top surface of the contact plug **115**.

**[0089]** FIG. 32 illustrates a magnified view of a region **3009** of the semiconductor device **3000** (see FIG. 30) in accordance with some embodiments. The region **3009** has a similar structure as the region **2105** illustrated in FIG. 23, with the distinction that the adhesion layer **1901** does not extend along the top surface of the contact plug **115**, does not cover corners formed by the sidewalls of the ESL **205**<sub>1</sub> and the top surface of the contact plug **115**, and is not in physical contact with the sidewalls of the ESL **205**<sub>1</sub>. In the illustrated embodiment, the seed layer **2001** covers corners formed by the sidewalls of the ESL **205**<sub>1</sub> and the top surface of the contact plug **115**, is in physical contact with the sidewalls of the ESL **205**<sub>1</sub>, and extends along and is in physical contact with the top surface of the contact plug **115**.

**[0090]** FIG. 33 illustrates magnified views of regions **3011** and **3013** of the semiconductor device **3000** (see FIG. 30) in accordance with some embodiments. The region **3011** has a similar structure as the region **2501** illustrated in FIG. 26, with the distinction that the adhesion layer **1901** does not extend along the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub> and is not in physical contact with the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub>. In the illustrated embodiment, the seed layer **2001** extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub>.

**[0091]** The region **3013** has a similar structure as the region **2801** illustrated in FIG. 26, with the distinction that the adhesion layer **1901** does not extend along the top surface of the conductive layer **2003** of the conductive line **3007**<sub>M-1</sub> and is not in physical contact with the top surface of the conductive layer **2003** of the conductive line **3007**<sub>M-1</sub>. In the illustrated embodiment, the seed layer **2001** extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **3007**<sub>M-1</sub>.

**[0092]** FIG. 34 illustrates magnified views of regions **3011** and **3013** of the semiconductor device **3000** (see FIG. 30) in accordance with some embodiments. The region **3011** has a similar structure as the region **2501** illustrated in FIG. 27, with the distinction that the adhesion layer **1901** does not extend along the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub>, does not cover corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub>, and is not in physical contact with the sidewalls of the capping layer **2107**. In the illustrated embodiment, the seed layer **2001** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub>, is in physical contact with the sidewalls of the capping layer **2107**, and extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **3007**<sub>1</sub>.

**[0093]** The region **3013** has a similar structure as the region **2801** illustrated in FIG. 27, with the distinction that

the adhesion layer **1901** does not extend along the top surface of the conductive layer **2003** of the conductive line **3007<sub>M-1</sub>**, does not cover corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **3007<sub>M-1</sub>**, and is not in physical contact with the sidewalls of the capping layer **2107**. In the illustrated embodiment, the seed layer **2001** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **3007<sub>M-1</sub>**, is in physical contact with the sidewalls of the capping layer **2107**, and extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **3007<sub>M-1</sub>**.

[0094] FIG. 35 illustrates a cross-sectional view of a semiconductor device **3500** in accordance with some embodiments. In some embodiments, the semiconductor device **3500** comprises the interconnect structure **3501** having metallization layers **3503<sub>1</sub>** to **3503<sub>M</sub>**, such that the metallization layers **3503<sub>1</sub>** to **3503<sub>M</sub>** comprise conductive vias **2101<sub>1</sub>** to **2101<sub>M</sub>** and conductive lines **2103<sub>1</sub>** to **2103<sub>M</sub>**, respectively. The semiconductor device **3500** may be formed in a similar manner as the semiconductor device **100** (see FIG. 28), with similar features being labeled by similar numerical references. In particular, the metallization layers **3503<sub>1</sub>** to **3503<sub>M</sub>** including conductive vias **2101<sub>1</sub>** to **2101<sub>M</sub>** and conductive lines **2103<sub>1</sub>** to **2103<sub>M</sub>** may be formed using process steps similar to process steps described above with reference to FIGS. 2, 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13-28, with the distinction that the formation of the capping layers **2107** has been omitted.

[0095] FIG. 36 illustrates magnified views of regions **3505** and **3507** of the semiconductor device **3500** (see FIG. 35) in accordance with some embodiments. The regions **3505** and **3507** have similar structures as the regions **2501** and **2801**, respectively (see FIG. 26), with the distinction that the capping layer **2107** has been omitted.

[0096] FIG. 37 illustrates magnified views of regions **3505** and **3507** of the semiconductor device **3500** (see FIG. 35) in accordance with some embodiments. The regions **3505** and **3507** have similar structures as the regions **2501** and **2801**, respectively (see FIG. 27), with the distinction that the capping layer **2107** has been omitted.

[0097] FIG. 38 illustrates a cross-sectional view of a semiconductor device **3800** in accordance with some embodiments. In some embodiments, the semiconductor device **3800** comprises the interconnect structure **3801** having metallization layers **3803<sub>1</sub>** to **3803<sub>M</sub>**, such that the metallization layers **3803<sub>1</sub>** to **3803<sub>M</sub>** comprise conductive vias **3005<sub>1</sub>** to **3005<sub>M</sub>** and conductive lines **3007<sub>1</sub>** to **3007<sub>M</sub>**, respectively. The semiconductor device **3800** has a similar structure as the semiconductor device **3000** (see FIG. 30), with similar features being labeled by similar numerical references. In some embodiments, the semiconductor device **3800** may be formed using process steps similar to the process steps for forming the semiconductor device **3000** described above with reference to FIG. 30, with the distinction that the formation of the capping layers **2107** has been omitted.

[0098] FIG. 39 illustrates magnified views of regions **3805** and **3807** of the semiconductor device **3800** (see FIG. 38) in accordance with some embodiments. The regions **3805** and **3807** have similar structures as the regions **3011** and **3013**, respectively (see FIG. 33), with the distinction that the capping layer **2107** has been omitted.

[0099] FIG. 40 illustrates magnified views of regions **3805** and **3807** of the semiconductor device **3800** (see FIG. 38) in accordance with some embodiments. The regions **3805** and **3807** have similar structures as the regions **3011** and **3013**, respectively (see FIG. 34), with the distinction that the capping layer **2107** has been omitted.

[0100] FIGS. 41-49 illustrate cross-sectional views of various intermediate stages of fabrication of a semiconductor device **4100** in accordance with some embodiments. In particular, FIGS. 41-49 illustrate cross-sectional views of various intermediate stages of fabrication of an interconnect structure **4101** over the structure of FIG. 1. Referring to FIG. 41, in some embodiments, the steps for forming the interconnect structure **4101** starts with forming a metallization layer **4103<sub>1</sub>** over the one or more ILD layers **113** and the contact plugs **115** and **117**. In some embodiments, the formation of the metallization layer **4103<sub>1</sub>** starts with forming an ESL **205<sub>1</sub>** over the one or more ILD layers **113** and the contact plugs **115** and **117**, and forming an IMD layer **207<sub>1</sub>** over the ESL **205<sub>1</sub>** as described above with reference to FIG. 2, and the description is not repeated herein.

[0101] In some embodiments, after forming the IMD layer **207<sub>1</sub>**, openings **209** and **211** are formed within the IMD layer **207<sub>1</sub>** and the ESL **205<sub>1</sub>** as described above with reference to FIG. 2, and the description is not repeated herein. Subsequently, a barrier layer **1501** is formed in the openings **209** and **211** as described above with reference to FIGS. 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, and 13-18, and the description is not repeated herein.

[0102] Referring to FIG. 42, a barrier layer **4201** is formed in the openings **209** and **211**, and over the barrier layer **1501**. The barrier layer **4201** may comprise titanium, titanium nitride, tantalum, tantalum nitride, a combination thereof, a multilayer thereof, or the like. In some embodiments, the barrier layer **1501** and the barrier layer **4201** may comprise a same material. In other embodiments, the barrier layer **1501** and the barrier layer **4201** may comprise different materials. In some embodiments, the barrier layer **4201** has a thickness between about 0 Å and about 20 Å.

[0103] In some embodiments, the barrier layer **4201** is deposited along bottoms and sidewalls of the openings **209** and **211** using a deposition method that is unaffected by the surface modification process, which is performed before forming the barrier layer **1501** as described above with reference to FIGS. 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13, and 14. In other embodiments, the barrier layer **4201** is deposited after removing the surfactant layer **601** (see FIG. 15) as described above with reference to FIG. 18. In such embodiments, the barrier layer **4201** is formed over and in physical contact with the exposed top surfaces of the contact plugs **115** and **117**. In some embodiments, the barrier layer **4201** may be deposited using PVD, or the like. The barrier layers **1501** and **4201** together may be also referred to as a combined barrier layer. In some embodiments, the combined barrier layer has a thickness  $T_1$  along the sidewalls of the via openings **209<sub>1</sub>** and **211<sub>1</sub>** and a thickness  $T_2$  along the bottoms of the via openings **209<sub>1</sub>** and **211<sub>1</sub>**. In some embodiments, the thickness  $T_1$  is greater than the thickness  $T_2$ . In some embodiments, the thickness  $T_1$  is between about 10 Å and about 30 Å. In some embodiments, the thickness  $T_2$  is between about 1 Å and about 10 Å. In some embodiments, a ratio of the thickness  $T_1$  to the thickness  $T_2$  ( $T_1/T_2$ ) is between about 1 and about 30.

[0104] Referring to FIG. 43, after forming the barrier layer 420<sub>1</sub>, an adhesion layer 190<sub>1</sub> is formed in the openings 209 and 211 (see FIG. 41) and over the barrier layer 420<sub>1</sub> as described above with reference to FIG. 19, and the description is not repeated herein. Subsequently, a seed layer 200<sub>1</sub> is formed in the openings 209 and 211 and over the adhesion layer 190<sub>1</sub> as described above with reference to FIG. 20, and the description is not repeated herein. After forming the seed layer 200<sub>1</sub>, a conductive layer 200<sub>3</sub> is formed in the openings 209 and 211 as described above with reference to FIG. 20, and the description is not repeated herein. In some embodiments, the conductive layer 200<sub>3</sub> overfills the openings 209 and 211.

[0105] Referring to FIG. 44, portions of the barrier layers 150<sub>1</sub> and 420<sub>1</sub>, the adhesion layer 190<sub>1</sub>, the seed layer 200<sub>1</sub>, and the conductive layer 200<sub>3</sub> overfilling the openings 209 and 211 (see FIG. 41) are removed to expose a top surface of the IMD layer 207<sub>1</sub>. In some embodiments, the removal process may be a planarization process comprising a CMP process, a grinding process, an etching process, a combination thereof, or the like. Remaining portions of the barrier layers 150<sub>1</sub> and 420<sub>1</sub>, the adhesion layer 190<sub>1</sub>, the seed layer 200<sub>1</sub>, and the conductive layer 200<sub>3</sub> filling the via openings 209<sub>1</sub> and 211<sub>1</sub> (see FIG. 41) form conductive vias 440<sub>1,1</sub>, and remaining portions of the barrier layers 150<sub>1</sub> and 420<sub>1</sub>, the adhesion layer 190<sub>1</sub>, the seed layer 200<sub>1</sub>, and the conductive layer 200<sub>3</sub> filling the line openings 209<sub>2</sub> and 211<sub>2</sub> (see FIG. 41) form conductive lines 440<sub>3,1</sub>. In some embodiments, topmost surfaces of the conductive lines 440<sub>3,1</sub> are substantially coplanar or level with a topmost surface of the IMD layer 207<sub>1</sub> within process variations of the planarization process. In some embodiments, after performing the planarization process, capping layers 210<sub>7</sub> are formed over the conductive lines 440<sub>3,1</sub> of the metallization layer 410<sub>3,1</sub> as described above with reference to FIG. 21, and the description is not repeated herein.

[0106] FIG. 45 illustrates a magnified view of a region 440<sub>5</sub> of the structure shown in FIG. 44 in accordance with some embodiments. In the illustrated embodiment, the barrier layer 150<sub>1</sub> is deposited such that the barrier layer 150<sub>1</sub> fully covers and is in physical contact with sidewalls of the ESL 205<sub>1,1</sub>, and is in physically contact with the top surface of the contact plug 115. The barrier layer 150<sub>1</sub> does not extend along the top surface of the contact plug 115, but covers corners formed by the sidewalls of the ESL 205<sub>1</sub>, and the top surface of the contact plug 115. In the illustrated embodiment, the barrier layer 420<sub>1</sub> extends along and is in physical contact with the top surface of the contact plug 115.

[0107] FIG. 46 illustrates a magnified view of the region 440<sub>5</sub> of the structure shown in FIG. 44 in accordance with some embodiments. In the illustrated embodiment, the barrier layer 150<sub>1</sub> is deposited such that the barrier layer 150<sub>1</sub> does not extend along the top surface of the contact plug 115, partially covers and is in physical contact with sidewalls of the ESL 205<sub>1,1</sub>, and does not cover corners formed by the sidewalls of the ESL 205<sub>1</sub> and the top surface of the contact plug 115. In some embodiments, the barrier layer 420<sub>1</sub> covers corners formed by the sidewalls of the ESL 205<sub>1</sub>, and the top surface of the contact plug 115, is in physical contact with the sidewalls of the ESL 205<sub>1,1</sub>, and extends along and is in physical contact with the top surface of the contact plug 115.

[0108] Referring further to FIGS. 45 and 46, by depositing the barrier layers 150<sub>1</sub> and 420<sub>1</sub> in the openings within the

ESL 205<sub>1</sub> and the IMD layer 207<sub>1</sub>, such that a thickness of the combined barrier layer on the bottoms of the openings is reduced compared to the sidewalls of the openings, an amount (or volume) of the combined barrier layer within the openings is reduced. As a result, a contact resistance between the conductive vias 440<sub>1,1</sub> and respective one of the contact plugs 115 and 117 is reduced.

[0109] Referring to FIG. 47, a metallization layer 410<sub>3,2</sub> is formed over the metallization layer 410<sub>3,1</sub>. In some embodiments, process steps for forming the metallization layer 410<sub>3,2</sub> start with forming an ESL 205<sub>2</sub> over the metallization layer 410<sub>3,1</sub> and the capping layers 210<sub>7</sub> as described above with reference to FIG. 24, and the description is not repeated herein. Subsequently, an IMD layer 207<sub>2</sub> is formed over the ESL 205<sub>2</sub> as described above with reference to FIG. 24, and the description is not repeated herein.

[0110] In some embodiments, interconnects, such as conductive vias 440<sub>1,2</sub> and conductive lines 440<sub>3,2</sub>, are formed in the IMD layer 207<sub>2</sub> and the ESL 205<sub>2</sub>. In some embodiments, the conductive vias 440<sub>1,2</sub> and the conductive lines 440<sub>3,2</sub> may have similar structures as the conductive vias 440<sub>1,1</sub> and the conductive lines 440<sub>3,1</sub>, with similar features being labeled by similar numerical references. In some embodiments, the conductive vias 440<sub>1,2</sub> and the conductive lines 440<sub>3,2</sub> may be formed using process steps as described above with reference to FIGS. 41-44, and the description is not repeated herein. In some embodiments, the barrier layers 150<sub>1</sub> of the metallization layer 410<sub>3,2</sub> are formed in a similar manner as the barrier layers 150<sub>1</sub> of the metallization layer 203<sub>2</sub> described above with reference to FIG. 25, and the description is not repeated herein.

[0111] In some embodiments, after forming the metallization layer 410<sub>3,2</sub>, one or more metallization layers are formed over the metallization layer 410<sub>3,2</sub>, until a metallization layer 410<sub>3,M</sub> is formed. In some embodiments, the metallization layer 410<sub>3,M</sub> is the final metallization layer of the interconnect structure 410<sub>1</sub>. In some embodiments, M may be between 1 and 5. In some embodiments, the intermediate metallization layers between the metallization layer 410<sub>3,2</sub> and the metallization layer 410<sub>3,M</sub> are formed in a similar manner as the metallization layer 410<sub>3,2</sub> and the description is not repeated herein. In other embodiments, the metallization layer 410<sub>3,M</sub> is not the final metallization layer of the interconnect structure 410<sub>1</sub> and additional metallization layers are formed over the metallization layer 410<sub>3,M</sub>.

[0112] In some embodiments, process steps for forming the metallization layer 410<sub>3,M</sub> start with an ESL 205<sub>M</sub> over the previous metallization layer and the capping layers 210<sub>7</sub> as described above with reference to FIG. 28, and the description is not repeated herein. Subsequently, an IMD layer 207<sub>M</sub> is formed over the ESL 205<sub>M</sub> as described above with reference to FIG. 28, and the description is not repeated herein.

[0113] In some embodiments, interconnects, such as conductive vias 440<sub>1,M</sub> and conductive lines 440<sub>3,M</sub>, are formed in the IMD layer 207<sub>M</sub> and the ESL 205<sub>M</sub>. In some embodiments, the conductive vias 440<sub>1,M</sub> and the conductive lines 440<sub>3,M</sub> may have similar structures as the conductive vias 440<sub>1,1</sub> and the conductive lines 440<sub>3,1</sub>, with similar features being labeled by similar numerical references. In some embodiments, the conductive vias 440<sub>1,M</sub> and the conductive lines 220<sub>3,M</sub> may be formed using process steps as described above with reference to FIGS. 41-44, and the description is not repeated herein. In some embodiments, the barrier layers

**1501** of the metallization layer **4103<sub>M</sub>** are formed in a similar manner as the barrier layers **1501** of the metallization layer **203<sub>M</sub>** described above with reference to FIG. 28, and the description is not repeated herein.

[0114] FIG. 48 illustrates magnified views of regions **4701** and **4703** of the semiconductor device **4100** (see FIG. 47) in accordance with some embodiments. Referring first to the region **4701**, in the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**, fully covers and is in physical contact with sidewalls of the ESL **205<sub>2</sub>**, and partially covers and is in physical contact with sidewalls of the capping layer **2107**, and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**. The barrier layer **1501** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**. In the illustrated embodiment, the barrier layer **420<sub>1</sub>** extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**.

[0115] By depositing the barrier layers **1501** and **420<sub>1</sub>** in the openings within the ESL **205<sub>2</sub>** and the IMD layer **207<sub>2</sub>**, such that a thickness of the combined barrier layer on the bottoms of the openings is reduced compared to the sidewalls of the openings, an amount (or volume) of the combined barrier layer within the openings is reduced. As a result, a contact resistance between the conductive vias **4401<sub>2</sub>** and the respective conductive lines **4403<sub>1</sub>** is reduced.

[0116] Referring next to the region **4703**, in the illustrated embodiment, the barrier layer **1501** is deposited such that the barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**, fully covers and is in physical contact with sidewalls of the ESL **205<sub>M</sub>**, and partially covers and is in physical contact with sidewalls of the capping layer **2107**, and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**. The barrier layer **1501** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**. In the illustrated embodiment, the barrier layer **420<sub>1</sub>** extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**.

[0117] By depositing the barrier layers **1501** and **420<sub>1</sub>** in the openings within the ESL **205<sub>M</sub>** and the IMD layer **207<sub>M</sub>**, such that a thickness of the combined barrier layer on the bottoms of the openings is reduced compared to the sidewalls of the openings, an amount (or volume) of the combined barrier layer within the openings is reduced. As a result, a contact resistance between the conductive vias **4401<sub>M</sub>** and the respective conductive lines **4403<sub>M-1</sub>** is reduced.

[0118] FIG. 49 illustrates magnified views of regions **4701** and **4703** of the semiconductor device **4100** (see FIG. 47) in accordance with some embodiments. Referring first to the region **4701**, in the illustrated embodiment, the barrier layer **1501** is deposited such the barrier layer **1501** does not extend along the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**, covers and is in physical contact with sidewalls of the ESL **205<sub>2</sub>**, partially covers and is in physical contact with sidewalls of the capping layer **2107**, and does not cover corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003**

of the conductive line **4403<sub>1</sub>**. In some embodiments, the barrier layer **420<sub>1</sub>** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**, is in physical contact with the sidewalls of the capping layer **2107**, and extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **4403<sub>1</sub>**.

[0119] By depositing the barrier layers **1501** and **420<sub>1</sub>** in the openings within the ESL **205<sub>2</sub>** and the IMD layer **207<sub>2</sub>**, such that a thickness of the combined barrier layer on the bottoms of the openings is reduced compared to the sidewalls of the openings, an amount (or volume) of the combined barrier layer within the openings is reduced. As a result, a contact resistance between the conductive vias **4401<sub>2</sub>** and the respective conductive lines **4403<sub>1</sub>** is reduced.

[0120] Referring next to the region **2503**, in the illustrated embodiment, the barrier layer **1501** is deposited such the barrier layer **1501** does not extend along a top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**, covers and is in physical contact with sidewalls of the ESL **205<sub>M</sub>**, partially covers and is in physical contact with sidewalls of the capping layer **2107**, and does not cover corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**. In some embodiments, the barrier layer **420<sub>1</sub>** covers corners formed by the sidewalls of the capping layer **2107** and the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**, is in physical contact with the sidewalls of the capping layer **2107**, and extends along and is in physical contact with the top surface of the conductive layer **2003** of the conductive line **4403<sub>M-1</sub>**.

[0121] By depositing the barrier layers **1501** and **420<sub>1</sub>** in the openings within the ESL **205<sub>M</sub>** and the IMD layer **207<sub>M</sub>**, such that a thickness of the combined barrier layer on the bottoms of the openings is reduced compared to the sidewalls of the openings, an amount (or volume) of the combined barrier layer within the openings is reduced. As a result, a contact resistance between the conductive vias **4401<sub>M</sub>** and the respective conductive lines **4403<sub>M-1</sub>** is reduced.

[0122] FIG. 50 illustrates a cross-sectional view of a semiconductor device **5000** in accordance with some embodiments. In some embodiments, the semiconductor device **5000** comprises the interconnect structure **5001** having metallization layers **5003<sub>1</sub>** to **5003<sub>M</sub>**, such that the metallization layers **5003<sub>1</sub>** to **5003<sub>M</sub>** comprise conductive vias **4401<sub>1</sub>** to **4401<sub>M</sub>** and conductive lines **4403<sub>1</sub>** to **4403<sub>M</sub>**, respectively. The semiconductor device **5000** has a similar structure as the semiconductor device **4100** (see FIG. 47), with similar features being labeled by similar numerical references. In some embodiments, the semiconductor device **5000** may be formed using process steps similar to the process steps for forming the semiconductor device **4100** described above with reference to FIGS. 41-47, with the distinction that the formation of the capping layers **2107** has been omitted.

[0123] FIG. 51 illustrates magnified views of regions **5005** and **5007** of the semiconductor device **5000** (see FIG. 50) in accordance with some embodiments. The regions **5005** and **5007** have similar structures as the regions **4701** and **4703**, respectively (see FIG. 48), with the distinction that the capping layer **2107** has been omitted. In the illustrated embodiment, the barrier layers **1501** fully covers the side-

walls of the ESL **205<sub>2</sub>** in the region **5005** and the sidewalls of the ESL **205<sub>M</sub>** in the region **5007**.

[0124] FIG. 52 illustrates magnified view of regions **5005** and **5007** of the semiconductor device **5000** (see FIG. 50) in accordance with some embodiments. The regions **5005** and **5007** have similar structures as the regions **4701** and **4703**, respectively (see FIG. 49), with the distinction that the capping layer **2107** has been omitted. In the illustrated embodiment, the barrier layer **4201** is in physical contact with the sidewalls of the ESL **205<sub>2</sub>** in the region **5005** and the sidewalls of the ESL **205<sub>M</sub>** in the region **5007**.

[0125] Referring further to FIGS. 28, 30, 35, 38, 47 and 50, the interconnect structures **201**, **3001**, **3501**, **3801**, **4101**, and **5001**, respectively, are formed such that all of the interconnects (such as conductive vias and conductive lines) within each of the interconnect structures have similar structures and are formed using similar process steps. In other embodiments, different interconnects within the interconnect structure may have different structures and may be formed using different process steps. Such embodiments are described below with reference to FIGS. 53-56.

[0126] FIG. 53 illustrates a cross-sectional view of a semiconductor device **5300** in accordance with some embodiments. In some embodiments, the semiconductor device **5300** is similar to the semiconductor device **3500** illustrated in FIG. 35, with similar features being labeled with similar numerical references, and the descriptions of the similar features are not repeated herein. In some embodiments, the interconnect structure **5301** of the semiconductor device **5300** is similar to the interconnect structure **3501** of the semiconductor device **3500** (see FIG. 35), with similar features being labeled with similar numerical references, and the descriptions of the similar features are not repeated herein. The interconnect structure **5301** comprises a plurality of metallization layer **5303<sub>1</sub>** to **5303<sub>M</sub>**. In some embodiments, the metallization layer **5303<sub>M</sub>** is the final metallization layer of the interconnect structure **5301**. In some embodiments, M may be between 1 and 5. In other embodiments, the metallization layer **5303<sub>M</sub>** is not the final metallization layer of the interconnect structure **5301** and additional metallization layers are formed over the metallization layer **5303<sub>M</sub>**.

[0127] In the illustrated embodiment, interconnects within different metallization layers of the interconnect structure **5301** have different structures. In particular, interconnects with different sizes may have different structures and may be formed using different process steps. In some embodiments, the metallization layer **5303<sub>1</sub>** of the interconnect structure **5301** comprises conductive vias **5305<sub>1</sub>** and conductive lines **5307<sub>1</sub>**. In some embodiments when a width of the conductive vias **5305<sub>1</sub>** at the bottom of the conductive vias **5305<sub>1</sub>** is between about 5 nm and about 10 nm, the conductive vias **5305<sub>1</sub>** and conductive lines **5307<sub>1</sub>** may be formed using process steps similar to process steps for forming the conductive vias **2101<sub>1</sub>** and conductive lines **2103<sub>1</sub>** described above with reference to FIGS. 2, 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13-21, and the description is not repeated herein. In such embodiments, the metallization layer **5303<sub>1</sub>** is similar to the metallization layer **3501<sub>1</sub>** (see FIG. 35).

[0128] In some embodiments, the metallization layer **5303<sub>2</sub>** of the interconnect structure **5301** comprises conductive vias **5305<sub>2</sub>** and conductive lines **5307<sub>2</sub>**. In some embodiments when a width of the conductive vias **5305<sub>2</sub>** at the

bottom of the conductive vias **5305<sub>2</sub>** is between about 8 nm and about 14 nm, the conductive vias **5305<sub>2</sub>** and conductive lines **5307<sub>2</sub>** may be formed using process steps similar to process steps for forming the conductive vias **2101<sub>2</sub>** and conductive lines **2103<sub>2</sub>** described above with reference to FIGS. 24 and 25, and the description is not repeated herein. In such embodiments, the metallization layer **5303<sub>2</sub>** is similar to the metallization layer **3503<sub>2</sub>** (see FIG. 35). Furthermore, the metallization layer **5303<sub>1</sub>** and the metallization layer **5303<sub>2</sub>** have interconnects with similar structures.

[0129] In some embodiments, the metallization layer **5303<sub>M</sub>** of the interconnect structure **5301** comprises conductive vias **5305<sub>M</sub>** and conductive lines **5307<sub>M</sub>**. In the illustrated embodiment, a width of the conductive vias **5305<sub>M</sub>** is greater than the width of the conductive vias **5305<sub>1</sub>** and the width of the conductive vias **5305<sub>2</sub>**. In some embodiments when a width of the conductive vias **5305<sub>M</sub>** at the bottom of the conductive vias **5305<sub>M</sub>** is between about 15 nm and about 30 nm, the conductive vias **5305<sub>M</sub>** and conductive lines **5307<sub>M</sub>** may be formed using process steps similar to process steps for forming the conductive vias **2101<sub>M</sub>** and conductive lines **2103<sub>M</sub>** described above with reference to FIG. 28, with the distinction that the surface modification process steps described above with reference to FIGS. 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13, and 14 are omitted. In such embodiments, instead of forming the barrier layer **1501**, the barrier layer **5309** is formed over and in physical contact with the conductive line of the underlying metallization layer. Accordingly, the metallization layer **5303<sub>M</sub>** and the metallization layer **5303<sub>1</sub>** have interconnects with different structures. Furthermore, the metallization layer **5303<sub>M</sub>** and the metallization layer **5303<sub>2</sub>** have interconnects with different structures. In some embodiments, the barrier layer **5309** may comprise titanium, titanium nitride, tantalum, tantalum nitride, a combination thereof, a multilayer thereof, or the like, and may be deposited using ALD, CVD, PVD, a combination thereof, or the like.

[0130] In some embodiments, interconnects of the metallization layers interposed between the metallization layer **5303<sub>2</sub>** and the metallization layer **5303<sub>M</sub>**, may have different structures depending on the size of the interconnects. In some embodiments when widths of vias are between about 5 nm and about 14 nm, interconnects are formed to have structures similar to interconnects (such as the conductive vias **5305<sub>1</sub>** and the conductive lines **5307<sub>1</sub>**) of the metallization layer **5303<sub>1</sub>**. In some embodiments when widths of vias are between about 15 nm and about 30 nm, interconnects are formed to have structures similar to interconnects (such as the conductive vias **5305<sub>M</sub>** and the conductive lines **5307<sub>M</sub>**) of the metallization layer **5303<sub>M</sub>**.

[0131] FIG. 54 illustrates a cross-sectional view of a semiconductor device **5400** in accordance with some embodiments. In some embodiments, the semiconductor device **5400** is similar to the semiconductor device **5000** illustrated in FIG. 50, with similar features being labeled with similar numerical references, and the descriptions of the similar features are not repeated herein. In some embodiments, the interconnect structure **5401** of the semiconductor device **5400** is similar to the interconnect structure **5001** of the semiconductor device **5000** (see FIG. 50), with similar features being labeled with similar numerical references, and the descriptions of the similar features are not repeated herein. The interconnect structure **5401** comprises a plurality of metallization layer **5403<sub>1</sub>** to **5403<sub>M</sub>**. In some embodi-



ments, the metallization layer **5403<sub>M</sub>** is the final metallization layer of the interconnect structure **5401**. In some embodiments, M may be between 1 and 5. In other embodiments, the metallization layer **5403<sub>M</sub>** is not the final metallization layer of the interconnect structure **5401** and additional metallization layers are formed over the metallization layer **5403<sub>M</sub>**.

[0132] In the illustrated embodiment, interconnects within different metallization layers of the interconnect structure **5401** have different structures. In particular, interconnects with different sizes may have different structures and may be formed using different process steps. In some embodiments, the metallization layer **5403<sub>1</sub>** of the interconnect structure **5401** comprises conductive vias **5405<sub>1</sub>** and conductive lines **5407<sub>1</sub>**. In some embodiments when a width of the conductive vias **5405<sub>1</sub>** at the bottom of the conductive vias **5405<sub>1</sub>** is between about 6 nm and about 10 nm, the conductive vias **5405<sub>1</sub>** and conductive lines **5407<sub>1</sub>** may be formed using process steps similar to process steps for forming the conductive vias **4401<sub>1</sub>** and conductive lines **4403<sub>1</sub>** described above with reference to FIGS. 41-44, and the description is not repeated herein. In such embodiments, the metallization layer **5403<sub>1</sub>** is similar to the metallization layer **5003<sub>1</sub>** (see FIG. 50).

[0133] In some embodiments, the metallization layer **5403<sub>2</sub>** of the interconnect structure **5401** comprises conductive vias **5405<sub>2</sub>** and conductive lines **5407<sub>2</sub>**. In some embodiments when a width of the conductive vias **5405<sub>2</sub>** at the bottom of the conductive vias **5405<sub>2</sub>** is between about 8 nm and about 14 nm, the conductive vias **5405<sub>2</sub>** and conductive lines **5407<sub>2</sub>** may be formed using process steps similar to process steps for forming the conductive vias **4401<sub>2</sub>** and conductive lines **4403<sub>2</sub>** described above with reference to FIG. 47, and the description is not repeated herein. In such embodiments, the metallization layer **5403<sub>2</sub>** is similar to the metallization layer **5003<sub>2</sub>** (see FIG. 50). Furthermore, the metallization layer **5403<sub>1</sub>** and the metallization layer **5403<sub>2</sub>** have interconnects with similar structures.

[0134] In some embodiments, the metallization layer **5403<sub>M</sub>** of the interconnect structure **5401** comprises conductive vias **5405<sub>M</sub>** and conductive lines **5407<sub>M</sub>**. In the illustrated embodiment, a width of the conductive vias **5405** is greater than the width of the conductive vias **5405<sub>1</sub>** and the width of the conductive vias **5405<sub>2</sub>**. In some embodiments when a width of the conductive vias **5405<sub>M</sub>** at the bottom of the conductive vias **5405<sub>M</sub>** is between about 15 nm and about 30 nm, the conductive vias **5405<sub>M</sub>** and conductive lines **5407<sub>M</sub>** may be formed using process steps similar to the process steps for forming the conductive vias **2101<sub>M</sub>** and conductive lines **2103<sub>M</sub>** described above with reference to FIG. 28, with the distinction that the surface modification process steps described above with reference to FIGS. 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13, and 14 are omitted. In such embodiments, instead of forming the barrier layer **1501**, the barrier layer **5409** is formed over and in physical contact with the conductive line of the underlying metallization layer. Accordingly, the metallization layer **5403<sub>M</sub>** and the metallization layer **5403<sub>1</sub>** have interconnects with different structures. Furthermore, the metallization layer **5403<sub>M</sub>** and the metallization layer **5403<sub>2</sub>** have interconnects with different structures. In some embodiments, the barrier layer **5409** may comprise titanium, titanium nitride, tantalum, tantalum nitride, a combination thereof, a multi-

layer thereof, or the like, and may be deposited using ALD, CVD, PVD, a combination thereof, or the like.

[0135] In some embodiments, interconnects of the metallization layers interposed between the metallization layer **5403<sub>2</sub>** and the metallization layer **5403<sub>M</sub>** may have different structures depending on the size of the interconnects. In some embodiments when widths of vias are between about 6 nm and about 14 nm, interconnects are formed to have structures similar to interconnects (such as the conductive vias **5405<sub>1</sub>** and the conductive lines **5407<sub>1</sub>**) of the metallization layer **5403<sub>1</sub>**. In some embodiments when widths of vias are between about 15 nm and about 30 nm, interconnects are formed to have structures similar to interconnects (the conductive vias **5405<sub>M</sub>** and the conductive lines **5407<sub>M</sub>**) of the metallization layer **5403<sub>M</sub>**.

[0136] FIG. 55 illustrates a cross-sectional view of a semiconductor device **5500** in accordance with some embodiments. In some embodiments, the semiconductor device **5500** is similar to the semiconductor devices **3500** and **5000** illustrated in FIGS. 35 and 50, respectively, with similar features being labeled with similar numerical references, and the descriptions of the similar features are not repeated herein. In some embodiments, the interconnect structure **5501** of the semiconductor device **5500** is similar to the interconnect structures **3501** and **5001** of the semiconductor device **3500** and **5000**, respectively (see FIGS. 35 and 50), with similar features being labeled with similar numerical references, and the descriptions of the similar features are not repeated herein. The interconnect structure **5501** comprises a plurality of metallization layer **5503<sub>1</sub>** to **5503<sub>M</sub>**. In some embodiments, the metallization layer **5503<sub>M</sub>** is the final metallization layer of the interconnect structure **5501**. In some embodiments, M may be between 1 and 5. In other embodiments, the metallization layer **5503<sub>M</sub>** is not the final metallization layer of the interconnect structure **5501** and additional metallization layers are formed over the metallization layer **5503<sub>M</sub>**.

[0137] In the illustrated embodiment, interconnects within different metallization layers of the interconnect structure **5501** have different structures. In particular, interconnects with different sizes may have different structures and may be formed using different process steps. In some embodiments, the metallization layer **5503<sub>1</sub>** of the interconnect structure **5501** comprises conductive vias **5505<sub>1</sub>** and conductive lines **5507<sub>1</sub>**. In some embodiments when a width of the conductive vias **5505<sub>1</sub>** at the bottom of the conductive vias **5505<sub>1</sub>** is between about 5 nm and about 10 nm, the conductive vias **5505<sub>1</sub>** and conductive lines **5507<sub>1</sub>** may be formed using process steps similar to process steps for forming the conductive vias **2101<sub>1</sub>** and conductive lines **2103<sub>1</sub>** described above with reference to FIGS. 2, 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 12B, 13-21, and the description is not repeated herein. In such embodiments, the metallization layer **5503<sub>1</sub>** is similar to the metallization layer **3503<sub>1</sub>** (see FIG. 35).

[0138] In some embodiments, the metallization layer **5503<sub>2</sub>** of the interconnect structure **5501** comprises conductive vias **5505<sub>2</sub>** and conductive lines **5507<sub>2</sub>**. In some embodiments when a width of the conductive vias **5505<sub>2</sub>** at the bottom of the conductive vias **5505<sub>2</sub>** is between about 8 nm and about 14 nm, the conductive vias **5505<sub>2</sub>** and conductive lines **5507<sub>2</sub>** may be formed using process steps similar to process steps for forming the conductive vias **4401<sub>2</sub>** and conductive lines **4403<sub>2</sub>** described above with reference to



FIG. 47, and the description is not repeated herein. In such embodiments, the metallization layer **5503<sub>2</sub>** is similar to the metallization layer **5003<sub>2</sub>** (see FIG. 50). Furthermore, the metallization layer **5503<sub>1</sub>** and the metallization layer **5503<sub>2</sub>** have interconnects with different structures.

[0139] In some embodiments, the metallization layer **5503<sub>M</sub>** of the interconnect structure **5501** comprises conductive vias **5505<sub>M</sub>** and conductive lines **5507<sub>M</sub>**. In the illustrated embodiment, a width of the conductive vias **5505<sub>M</sub>** is greater than the width of the conductive vias **5505<sub>1</sub>** and the width of the conductive vias **5505<sub>2</sub>**. In some embodiments when the width of the conductive vias **5505<sub>M</sub>** at the bottom of the conductive vias **5505<sub>M</sub>** is between about 15 nm and about 30 nm, the conductive vias **5505<sub>M</sub>** and conductive lines **5507<sub>M</sub>** may be formed using process steps similar to the process steps for forming the conductive vias **2101<sub>M</sub>** and conductive lines **2103<sub>M</sub>** described above with reference to FIG. 28, with the distinction that the surface modification process steps described above with reference to FIGS. 3A-3C, 4-6, 7A-7C, 8-10, 11A, 11B, 12A, 11B, 13, and 14 are omitted. In such embodiments, instead of forming the barrier layer **1501**, the barrier layer **5509** is formed over and in physical contact with the conductive line of the underlying metallization layer. Accordingly, the metallization layer **5503<sub>M</sub>** and the metallization layer **5503<sub>1</sub>** have interconnects with different structures. Furthermore, the metallization layer **5503<sub>M</sub>** and the metallization layer **5503<sub>2</sub>** have interconnects with different structures. In some embodiments, the barrier layer **5509** may comprise titanium, titanium nitride, tantalum, tantalum nitride, a combination thereof, a multi-layer thereof, or the like, and may be deposited using ALD, CVD, PVD, a combination thereof, or the like.

[0140] In some embodiments, interconnects of the metallization layers interposed between the metallization layer **5503<sub>2</sub>** and the metallization layer **5503<sub>M</sub>**, may have different structures depending on the size of the interconnects. In some embodiments when widths of vias are between about 5 nm and about 10 nm, interconnects are formed to have structures similar to interconnects (such as the conductive vias **5505<sub>1</sub>** and the conductive lines **5507<sub>1</sub>**) of the metallization layer **5503<sub>1</sub>**. In some embodiments when widths of vias are between about 8 nm and about 14 nm, interconnects are formed to have structures similar to interconnects (such as the conductive vias **5505<sub>2</sub>** and the conductive lines **5507<sub>2</sub>**) of the metallization layer **5503<sub>2</sub>**. In some embodiments when widths of vias are between about 15 nm and about 30 nm, interconnects are formed to have structures similar to interconnects (the conductive vias **5505<sub>M</sub>** and the conductive lines **5507<sub>M</sub>**) of the metallization layer **5503<sub>M</sub>**.

[0141] FIG. 56 illustrates a cross-sectional view of a semiconductor device **5600** in accordance with some embodiments. In some embodiments, some features of the semiconductor device **5600** are similar to features of the semiconductor device **100** (see FIG. 28), with similar features being labeled by similar numerical references. In some embodiments, the semiconductor device **5600** further includes an interconnect structure **5601** formed over the one or more ILD layers **113** and the contact plugs **115** and **117**. In some embodiments, the interconnect structure **5601** comprises metallization layers **5603<sub>1</sub>** to **5603<sub>M</sub>**. In some embodiments, M may be between 1 and 5. In some embodiments, each of the metallization layers **5603<sub>1</sub>** to **5603<sub>M</sub>** may be similar to any of metallization layers **203<sub>2</sub>**, **3003<sub>2</sub>**, **3503<sub>2</sub>**, **3803<sub>2</sub>**, **4103<sub>2</sub>**, and **5003<sub>2</sub>** (see FIGS. 28, 30, 35, 38, 47, and

**50**, respectively). In some embodiments, each or some of the metallization layers **5603<sub>1</sub>** to **5603<sub>M</sub>** may have a similar structure.

[0142] FIG. 57 is a flow diagram illustrating a method **5700** of forming an interconnect structure in accordance with some embodiments. The method **5700** starts with step **S701**, where a dielectric layer is formed over a first conductive feature as described above with reference to FIG. 2. In step **S703**, an opening is formed in the dielectric layer, such that the opening exposes the first conductive feature as described above with reference to FIG. 2. In step **S705**, a surface modification process is performed on an exposed surface of the first conductive feature as described above with reference to FIGS. 5 and 6. In step **S707**, a first barrier layer is selectively deposited on sidewalls of the opening as described above with reference to FIG. 15. In step **S709**, a second barrier layer is deposited over the first barrier layer and on the exposed surface of the first conductive feature as described above with reference to FIG. 42. In some embodiments, step **S709** is omitted. In step **S711**, an adhesion layer is deposited in the opening as described above with reference to FIG. 19. In step **S713**, the opening is filled with a conductive material to form a second conductive feature in the dielectric layer as described above with reference to FIGS. 20 and 21.

[0143] FIG. 58 is a flow diagram illustrating the surface modification process **5705** of the method **5700** (see FIG. 57) in accordance with some embodiments. The surface modification process **5705** starts with step **S801**, where an oxide reduction process is performed on the exposed surface of the first conductive feature as described above with reference to FIG. 5. In step **S803**, a surfactant soaking process is performed on the exposed surface of the first conductive feature as described above with reference to FIG. 6.

[0144] Embodiments may achieve advantages. Various embodiments discussed herein allow for reducing an amount (or volume) of a barrier layer within an interconnect (such as, for example, a conductive via) and, as a result, reducing a contact resistance between interconnects.

[0145] In accordance with an embodiment, a method includes depositing a dielectric layer over a conductive feature. The dielectric layer is patterned to form an opening therein. The opening exposes a first portion of the conductive feature. A first barrier layer is deposited on a sidewall of the opening. The first portion of the conductive feature remains exposed at the end of depositing the first barrier layer. In an embodiment, the method further includes depositing a second barrier layer over the first barrier layer in the opening, the second barrier layer being in physical contact with the first portion of the conductive feature. In an embodiment, the first barrier layer is separated from the first portion of the conductive feature by the second barrier layer. In an embodiment, the method further includes: before depositing the first barrier layer, removing a native oxide layer from the first portion of the conductive feature; and before depositing the first barrier layer, performing a surfactant soaking process on the first portion of the conductive feature, the surfactant soaking process suppressing a deposition rate of a first barrier material of the first barrier layer over the first portion of the conductive feature. In an embodiment, the surfactant soaking process forms a surfactant layer over the first portion of the conductive feature. In an embodiment, the surfactant layer comprises a monolayer of alkene molecules or a monolayer of alkyne molecules. In

an embodiment, the method further includes: depositing an adhesion layer over the first barrier layer in the opening, the adhesion layer being in physical contact with the first portion of the conductive feature; and filling the opening with a conductive material.

**[0146]** In accordance with another embodiment, a method includes forming a dielectric layer over a first conductive feature. An opening is formed in the dielectric layer. The opening exposes a first portion of the first conductive feature. A second conductive feature is formed in the opening. Forming the second conductive feature includes performing a surface modification process on a top surface of the first portion of the first conductive feature. The surface modification process suppresses a deposition rate of a first barrier material over the top surface of the first portion of the first conductive feature. A first barrier layer including the first barrier material is selectively deposited on a sidewall of the opening. In an embodiment, performing the surface modification process includes: performing an oxide reduction process on the top surface of the first portion of the first conductive feature, the oxide reduction process removing a native oxide layer from the first portion of the first conductive feature; and performing a surfactant soaking process on the top surface of the first portion of the first conductive feature, the surfactant soaking process forming a surfactant layer over the top surface of the first portion of the first conductive feature. In an embodiment, the surfactant layer includes alkene molecules or alkyne molecules. In an embodiment, performing the oxide reduction process includes performing a plasma process on the top surface of the first portion of the first conductive feature. In an embodiment, the method further includes depositing an adhesion layer over the first barrier layer and on a bottom of the opening, the adhesion layer being in physical contact with the top surface of the first portion of the first conductive feature. In an embodiment, the method further includes depositing a second barrier layer including a second barrier material over the first barrier layer and on a bottom of the opening, the second barrier layer being in physical contact with the top surface of the first portion of the first conductive feature.

**[0147]** In accordance with yet another embodiment, a semiconductor structure includes a first conductive feature, a dielectric layer over the first conductive feature, and a second conductive feature within the dielectric layer and in electrical contact with the first conductive feature. A top surface of the first conductive feature has a first region and a second region different from the first region. The dielectric layer covers the first region of the top surface of the first conductive feature. The dielectric layer does not cover the second region of the top surface of the first conductive feature. The second conductive feature includes a conductive material and a first barrier layer interposed between a sidewall of the conductive material and a sidewall of the dielectric layer. The first barrier layer does not cover the second region of the top surface of the first conductive feature. In an embodiment, the semiconductor structure further includes an adhesion layer interposed between the sidewall of the conductive material and the first barrier layer, where the adhesion layer covers the second region of the top surface of the first conductive feature. In an embodiment, the adhesion layer is in physical contact with the sidewall of the dielectric layer. In an embodiment, the adhesion layer is separated from the sidewall of the dielectric layer by the first

barrier layer. In an embodiment, the semiconductor structure further includes a second barrier layer interposed between the sidewall of the conductive material and the first barrier layer, where the second barrier layer covers the second region of the top surface of the first conductive feature. In an embodiment, an interface between the first barrier layer and the second barrier layer is in physical contact with the sidewall of the dielectric layer. In an embodiment, an interface between the first barrier layer and the second barrier layer is in physical contact with the second region of the top surface of the first conductive feature.

**[0148]** In accordance with yet another embodiment, a method includes forming a first conductive feature in a first dielectric layer. A second dielectric layer is formed over the first conductive feature and the first dielectric layer. An opening is formed in the second dielectric layer. The opening exposes a top surface of the first conductive feature. The top surface of the first conductive feature includes a first metallic material and a second metallic material different from the first metallic material. A native oxide layer is removed from the top surface of the first conductive feature. A surfactant soaking process is performed on the top surface of the first conductive feature. The surfactant soaking process forms a surfactant layer over the top surface of the first conductive feature. A first barrier layer is deposited on a sidewall of the opening. The surfactant layer remains exposed at the end of depositing the first barrier layer.

**[0149]** In an embodiment, the surfactant soaking process includes: soaking the top surface of the first conductive feature in a first gas including first surfactant molecules, the first surfactant molecules including unsaturated carbon functional groups; and soaking the top surface of the first conductive feature in a second gas including second surfactant molecules, the second surfactant molecules including nitrogen-based functional groups, where the surfactant layer includes the first surfactant molecules and the second surfactant molecules. In an embodiment, the first surfactant molecules are adsorbed on the first metallic material through the unsaturated carbon functional groups. In an embodiment, the second surfactant molecules are adsorbed on the second metallic material through the nitrogen-based functional groups. In an embodiment, the surfactant soaking process includes soaking the top surface of the first conductive feature in a gas including a mixture of first surfactant molecules and second surfactant molecules, the first surfactant molecules including unsaturated carbon functional groups, and the second surfactant molecules including nitrogen-based functional groups, where the surfactant layer includes the first surfactant molecules and the second surfactant molecules. In an embodiment, the surfactant soaking process includes soaking the top surface of the first conductive feature in a gas including surfactant molecules, the surfactant molecules including unsaturated carbon functional groups and nitrogen-based functional groups, wherein the surfactant layer includes the surfactant molecules. In an embodiment, the method further includes: depositing an adhesion layer over the first barrier layer in the opening, where the surfactant layer remains exposed at the end of depositing the adhesion layer; and removing the surfactant layer to expose the top surface of the first conductive feature.

**[0150]** In accordance with yet another embodiment, a method includes depositing a capping layer over a first conductive feature. The first conductive feature includes a first metallic material. The capping layer includes a second

metallic material. The second metallic material is more electropositive than the first metallic material. A dielectric layer is deposited over the capping layer. A patterning process is performed on the dielectric layer to form an opening extending through the dielectric layer. The patterning process partially removes an exposed portion the capping layer such that a bottom of the opening exposes a first metallic surface including the first metallic material of the capping layer and the second metallic material of the first conductive feature. A surfactant soaking process is performed on the first metallic surface. The surfactant soaking process suppresses a first deposition rate of a barrier material and a second deposition rate of an adhesion material over the first metallic surface. A barrier layer including the barrier material is selectively deposited on a sidewall of the opening. An adhesion layer including the adhesion material is selectively deposited over the barrier layer in the opening. In an embodiment, the method further includes, before performing the surfactant soaking process, performing a plasma process to remove a native oxide layer from the first metallic surface. In an embodiment, the surfactant soaking process includes: soaking the first metallic surface in a first gas including first surfactant molecules, the first surfactant molecules including unsaturated carbon functional groups, where the first surfactant molecules are adsorbed on the first metallic material of the first metallic surface through the unsaturated carbon functional groups; and soaking the first metallic surface in a second gas including second surfactant molecules, the second surfactant molecules including nitrogen-based functional groups, where the second surfactant molecules are adsorbed on the second metallic material of the first metallic surface through the nitrogen-based functional groups. In an embodiment, soaking the first metallic surface in the first gas including the first surfactant molecules is performed in a first process chamber, and soaking the first metallic surface in the second gas including the second surfactant molecules is performed in a second process chamber different from the first process chamber. In an embodiment, soaking the first metallic surface in the first gas including the first surfactant molecules and soaking the first metallic surface in the second gas including the second surfactant molecules are performed in a same process chamber. In an embodiment, the surfactant soaking process includes soaking the first metallic surface in a gas including a mixture of first surfactant molecules and second surfactant molecules, the first surfactant molecules including unsaturated carbon functional groups, and the second surfactant molecules including nitrogen-based functional groups, where the first surfactant molecules are adsorbed on the first metallic material of the first metallic surface through the unsaturated carbon functional groups, and where the second surfactant molecules are adsorbed on the second metallic material of the first metallic surface through the nitrogen-based functional groups. In an embodiment, the surfactant soaking process includes soaking the first metallic surface in a gas including surfactant molecules, the surfactant molecules including unsaturated carbon functional groups and nitrogen-based functional groups, where a first group of the surfactant molecules is adsorbed on the first metallic material of the first metallic surface through the unsaturated carbon functional groups, and where a second group of the surfactant molecules is adsorbed on the second metallic material of the first metallic surface through the nitrogen-based functional groups.

**[0151]** In accordance with yet another embodiment, a semiconductor structure includes a first conductive feature, a dielectric layer over the first conductive feature, and a second conductive feature within the dielectric layer and in electrical contact with the first conductive feature. The second conductive feature includes a conductive layer, a barrier layer interposed between a sidewall of the conductive layer and a sidewall of the dielectric layer, and an adhesion layer interposed between the sidewall of the conductive layer and the barrier layer. The barrier layer does not extend between a bottom surface of the conductive layer and a top surface of the first conductive feature. The adhesion layer does not extend between the bottom surface of the conductive layer and the top surface of the first conductive feature. In an embodiment, the conductive layer is in physical contact with the sidewall of the dielectric layer. In an embodiment, the semiconductor structure further includes a capping layer between the first conductive feature and the dielectric layer. In an embodiment, the conductive layer is in physical contact with a sidewall of the capping layer. In an embodiment, the barrier layer is in physical contact with a sidewall of the capping layer. In an embodiment, a portion of the conductive layer is interposed between a bottom surface of the adhesion layer and the top surface of the first conductive feature.

**[0152]** The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

What is claimed is:

1. A method comprising:

- forming a first conductive feature in a first dielectric layer;
- forming a second dielectric layer over the first conductive feature and the first dielectric layer;
- forming an opening in the second dielectric layer, the opening exposing a top surface of the first conductive feature;
- performing a surfactant soaking process on the top surface of the first conductive feature, the surfactant soaking process forming a surfactant layer over the top surface of the first conductive feature;
- depositing a first barrier layer on a sidewall of the opening, wherein the surfactant layer remains exposed after depositing the first barrier layer;
- depositing a first adhesion layer over the first barrier layer;
- after forming the first adhesion layer, removing the surfactant layer; and
- forming a second conductive feature in the opening over the first adhesion layer.

2. The method of claim 1, wherein the second conductive feature contacts the second dielectric layer.

3. The method of claim 1, further comprising:  
prior to forming the second dielectric layer, forming a capping layer over the top surface of the first conductive feature.

4. The method of claim 3, wherein the second conductive feature contacts the capping layer.

5. The method of claim 1, wherein the second conductive feature comprises a seed layer and a conductive fill over the seed layer.

6. The method of claim 1, wherein the first barrier layer contacts the second conductive feature.

7. The method of claim 1, wherein the first adhesion layer contacts the first conductive feature.

8. A method comprising:  
forming a first conductive feature in a first dielectric layer;  
forming a second dielectric layer over the first conductive feature and the first dielectric layer;  
forming an opening in the second dielectric layer, the opening exposing a top surface of the first conductive feature;  
performing a surfactant soaking process on the top surface of the first conductive feature, the surfactant soaking process forming a surfactant layer over the top surface of the first conductive feature;  
depositing a first barrier layer on a sidewall of the opening, wherein the surfactant layer remains exposed after depositing the first barrier layer;  
after forming the first barrier layer, removing the surfactant layer; and  
after removing the surfactant layer, depositing a first adhesion layer over the first barrier layer; and  
forming a second conductive feature in the opening over the first adhesion layer.

9. The method of claim 8, further comprising:  
after removing the surfactant layer and prior to depositing the first adhesion layer, forming a second barrier layer, wherein the first adhesion layer is formed over the second barrier layer.

10. The method of claim 9, wherein the first barrier layer and the second barrier layer comprise a same material.

11. The method of claim 9, wherein the second barrier layer contacts the second dielectric layer.

12. The method of claim 9, further comprising:  
prior to forming the second dielectric layer, forming a capping layer over the top surface of the first conductive feature.

13. The method of claim 12, wherein the second barrier layer contacts the capping layer.

14. The method of claim 8, wherein a corner of the second conductive feature has a concave surface.

15. A method comprising:  
forming a first conductive feature in a first dielectric layer;  
forming a second dielectric layer over the first conductive feature and the first dielectric layer;  
forming an opening in the second dielectric layer, the opening exposing a top surface of the first conductive feature;  
performing a surfactant soaking process on the top surface of the first conductive feature, the surfactant soaking process forming a surfactant layer over the top surface of the first conductive feature;  
depositing a first barrier layer on a sidewall of the opening, wherein the surfactant layer remains exposed after depositing the first barrier layer;  
after forming the first barrier layer, forming a second barrier layer over the first barrier layer and along a bottom of the opening;  
after forming the second barrier layer, depositing a first adhesion layer over the second barrier layer; and  
forming a second conductive feature in the opening over the first adhesion layer.

16. The method of claim 15, further comprising:  
prior to depositing the second barrier layer, removing the surfactant layer.

17. The method of claim 15, further comprising:  
prior to forming the second dielectric layer, forming a capping layer over the top surface of the first conductive feature.

18. The method of claim 17, wherein the second barrier layer contacts the capping layer.

19. The method of claim 15, wherein a corner of the second conductive feature has a concave surface.

20. The method of claim 15, wherein the second barrier layer is spaced apart from the second dielectric layer.

\* \* \* \* \*