US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

Inventor(s)

12394702

August 19, 2025

Nakajima; Takashi

Wiring board

Abstract

A wiring board includes a first wiring layer including a wiring pattern and a pad, a first insulating layer that covers the first wiring layer and exposes, from an upper surfaces thereof, surfaces of the wiring pattern and the pad of the first wiring layer, a second insulating layer that is formed on the upper surface of the first insulating layer, an opening portion that penetrates through the second insulating layer to the pad of the first wiring layer, and a connecting terminal that is formed in the opening portion of the second insulating layer, that is connected to the pad of the first wiring layer, that has one end protruding from the opening portion of the second insulating layer, and that includes, at the one end, a top portion having a larger width than the pad of the first wiring layer.

Inventors: Nakajima; Takashi (Nagano, JP)

Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD. (Nagano, JP)

Family ID: 1000008766843

Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD. (Nagano, JP)

Appl. No.: 17/952626

Filed: September 26, 2022

Prior Publication Data

Document IdentifierUS 20230109322 A1

Publication Date
Apr. 06, 2023

Foreign Application Priority Data

JP 2021-157079 Sep. 27, 2021

Publication Classification

Int. Cl.: H01L23/498 (20060101); H01L21/48 (20060101); H01L23/00 (20060101)

U.S. Cl.:

CPC **H01L23/49838** (20130101); **H01L21/4857** (20130101); **H01L23/49822** (20130101);

H01L24/16 (20130101); H01L24/32 (20130101); H01L24/73 (20130101); H01L2224/16227 (20130101); H01L2224/32225 (20130101); H01L2224/73204

(20130101)

Field of Classification Search

CPC: H05K (1/0298); H05K (1/112); H05K (1/113); H05K (1/115); H01L (21/4857); H01L

(23/49838); H01L (23/49822); H01L (24/16); H01L (24/08); H01L (24/32); H01L (24/49); H01L (24/73); H01L (2224/16227); H01L (2224/32225); H01L (2224/73204)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6465886	12/2001	Horiuchi et al.	N/A	N/A
2011/0234964	12/2010	Moriwaki	349/149	G02F 1/13458
2014/0076614	12/2013	Kobayashi et al.	N/A	N/A
2015/0016032	12/2014	Yun	361/679.01	H05K 5/13
2016/0088727	12/2015	Furutani	174/262	H05K 3/4673
2016/0192491	12/2015	Kang	174/262	H05K 1/113
2018/0047661	12/2017	Oshima	N/A	H01L 21/4857
2019/0333849	12/2018	Furuichi	N/A	H01L 21/4857

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
S57-143891	12/1981	JP	N/A
S57-143891	12/1981	JP	N/A
2002-271027	12/2001	JP	N/A
2010-093286	12/2009	JP	N/A
2014-063801	12/2013	JP	N/A
2016-063130	12/2015	JP	N/A
2019-192885	12/2018	JP	N/A
2011/007519	12/2010	WO	N/A

OTHER PUBLICATIONS

The MicroFab Team, "SMD vs NSMD: Best Practices for BGA Pad Creation", Jun. 28, 2016; https://www.macrofab.com/blog/bga-pad-creation-smd-nsmd/ Visited Dec. 23, 2024 (Year: 2016). cited by examiner

Japanese Office Action Corresponding to JP Application No. 2021-157079 dated Oct. 30, 2024, with English translation, 9 pages. cited by applicant

Japanese Office Action from Corresponding JP Application No. 2021-157079, dated Feb. 25, 2025, 8 pages. cited by applicant

Primary Examiner: Thompson; Timothy J

Assistant Examiner: Ghosh; Paramita

Attorney, Agent or Firm: Rankin, Hill & Clark LLP

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATION

(1) This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2021-157079, filed on Sep. 27, 2021, the entire contents of which are incorporated herein by reference.

FIELD

(2) The embodiments discussed herein are related to a wiring board and a wiring board manufacturing method.

BACKGROUND

- (3) In general, a connecting terminal for an electronic component, such as a semiconductor chip, is formed on a wiring board on which the electronic component, such as the semiconductor chip, is to be mounted. From the viewpoint of preventing a short circuit failure with a wiring layer, in some cases, the connecting terminal may be arranged on another insulating layer that is different from an insulating layer that covers the wiring layer.
- (4) The wiring board including the connecting terminal as described above is manufactured by using, for example, a support body. Specifically, a wiring layer including a wiring pattern and a pad is formed on the support body, an insulating layer that covers the wiring layer is formed, the support body is subsequently removed, and a different insulating layer is laminated on an exposed surface of the exposed insulating layer. Further, a connecting terminal is formed by, for example, a semi-additive method on the different insulating layer from the insulating layer that covers the wiring layer. In other words, the connecting terminal is formed by forming, on the different insulating layer, an opening portion that penetrates to the pad of the wiring layer on the exposed surface of the insulating layer, and performing electrolytic copper plating in the opening portion of the different insulating layer, for example. Patent Literature 1: Japanese Laid-open Patent Publication No. 2014-63801
- (5) However, in the wiring board in which the connecting terminal is provided on the different insulating layer from the insulating layer that covers the wiring layer, bond strength with an electronic component on the connecting terminal is not adequate, which is a problem.
- (6) In other words, in the wiring board as described above, it is common that a width of a top portion of the connecting terminal that protrudes from the opening portion of the different insulating layer is approximately the same as a width of the pad of the wiring layer that is exposed on a bottom portion of the opening portion. The pad of the wiring layer is arranged adjacent to the wiring pattern. Therefore, with a decrease in the width of the pad of the wiring layer due to miniaturization of arrangement of the wiring pattern, the width of the top portion of the connection terminal, which is the same as the width of the pad of the wiring layer, is reduced. As a result, a connection area between the top portion of the connecting terminal and an electrode of the electronic component is reduced, so that the bond strength with the electronic component on the connecting terminal may be reduced.

SUMMARY

(7) According to an aspect of an embodiment, a wiring board includes a first wiring layer including a wiring pattern and a pad; a first insulating layer that covers the first wiring layer and exposes, from an upper surface thereof, surfaces of the wiring pattern and the pad of the first wiring layer; a second insulating layer that is formed on the upper surface of the first insulating layer; an opening

portion that penetrates through the second insulating layer to the pad of the first wiring layer; and a connecting terminal that is formed in the opening portion of the second insulating layer, that is connected to the pad of the first wiring layer, that has one end protruding from the opening portion of the second insulating layer, and that includes, at the one end, a top portion having a larger width than the pad of the first wiring layer.

- (8) The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims.
- (9) It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention, as claimed.

Description

BRIEF DESCRIPTION OF DRAWINGS

- (1) FIG. **1** is a diagram illustrating a configuration of a wiring board according to one embodiment;
- (2) FIG. **2** is an enlarged perspective plan view of a periphery of a top portion of a connecting terminal on an upper surface of a second insulating layer;
- (3) FIG. **3** is a flowchart illustrating an example of the flow of a semiconductor device manufacturing method according to the embodiment;
- (4) FIG. **4** is a diagram illustrating a specific example of a support body;
- (5) FIG. **5** is a diagram illustrating a specific example of a process of forming a first wiring layer;
- (6) FIG. **6** is a diagram illustrating a specific example of a process of forming a first insulating layer;
- (7) FIG. **7** is a diagram illustrating a specific example of a process of forming opening portions;
- (8) FIG. **8** is a diagram illustrating a specific example of a process of forming a second wiring layer;
- (9) FIG. **9** is a diagram illustrating a specific example of a process of removing a support body;
- (10) FIG. **10** is a diagram illustrating a specific example of a process of forming a second insulating layer and a third insulating layer;
- (11) FIG. 11 is a diagram illustrating a specific example of a process of forming opening portions;
- (12) FIG. **12** is a diagram illustrating a specific example of a process of forming connecting terminals and a third wiring layer;
- (13) FIG. **13** is a diagram illustrating a specific example of a process of forming solder resist layers;
- (14) FIG. **14** is a diagram illustrating a specific example of a cutting process;
- (15) FIG. **15** is a diagram illustrating a specific example of a process of mounting a semiconductor chip;
- (16) FIG. **16** is a diagram illustrating a configuration of a wiring board according to a modification;
- (17) FIG. **17** is a flowchart of illustrating an example of the flow of a semiconductor device manufacturing method according to the modification;
- (18) FIG. 18 is a diagram illustrating a specific example of a process of removing a support body;
- (19) FIG. **19** is a diagram illustrating a specific example of a process of forming a second insulating layer;
- (20) FIG. **20** is a diagram illustrating a specific example of a process of forming opening portions;
- (21) FIG. **21** is a diagram illustrating a specific example of a process of forming connecting terminals;
- (22) FIG. **22** is a diagram illustrating a specific example of a process of forming solder resist layers;
- (23) FIG. 23 is a diagram illustrating a specific example of a cutting process; and
- (24) FIG. 24 is a diagram illustrating a specific example of a process of mounting a semiconductor

chip.

DESCRIPTION OF EMBODIMENT(S)

- (25) Embodiments of a wiring board and a wiring board manufacturing method disclosed in the present application will be described in detail below based on the drawings. The disclosed technology is not limited by the embodiments below.
- **Embodiment**
- (26) FIG. **1** is a diagram illustrating a configuration of a wiring board **10** according to one embodiment. FIG. **1** schematically illustrates a cross section of the wiring board **10**. The wiring board **10** illustrated in FIG. **1** may be used as a substrate of a semiconductor device on which a semiconductor chip is mounted, for example.
- (27) The wiring board **10** has a laminated structure and includes a build-up layer **100** and solder resist layers **200** and **300**. The build-up layer **100** is divided into a first layer **110**, a second layer **120**, and a third layer **130**. In the following, a case will be explained in which, as illustrated in FIG. **1**, the solder resist layer **300** is a lowermost layer and the solder resist layer **200** is an uppermost layer; however, the wiring board **10** may be used, for example, in an upside-down manner or may be used in an arbitrary posture.
- (28) The first layer **110** is a layer that includes a first wiring layer **111** with conductive property, a first insulating layer **112** with insulating property, and a second wiring layer **113** with conductive property. The first wiring layer **111** is made of metal, such as coper or a copper alloy. The first wiring layer **111** includes wiring patterns **111** and pads **111** b. The first insulating layer **112** covers a back surface (lower surface) and side surfaces of the first wiring layer **111**, and surfaces of the wiring patterns **111** and the pads **111** b of the first wiring layer **111** are exposed from an upper surface **112** a of the first insulating layer **112**. The first insulating layer **112** is made of insulating resin, such as epoxy resin, polyimide resin, or cyanate resin, that has heat resistance property, non-photosensitive property, and thermosetting property. The second wiring layer **113** is formed on a lower surface **112** b of the first insulating layer **112**. The second wiring layer **113** is made of metal, such as copper or a copper alloy. The second wiring layer **113** and the pads **111** b of the first wiring layer **111** are connected to each other via vias **114** that penetrate through the first insulating layer **112**.
- (29) The second layer **120** is a layer that is laminated on an upper part of the first layer **110** in an adjacent manner and that is formed of a second insulating layer **121** with insulating property. The second insulating layer **121** is formed on the upper surface **112***a* of the first insulating layer **112** so as to cover the exposed surfaces of the wiring patterns **111***a* and the pads **111***b* of the first wiring layer **111**. The second insulating layer **121** is an outermost insulating layer at a side of an upper surface of the build-up layer **100**. The second insulating layer **121** may be made of the same material as the first insulating layer **112**, for example.
- (30) A surface of the build-up layer **100** at a side of the second layer **120** (that is, the second insulating layer **121**) is a surface on which an electronic component, such as a semiconductor chip, is to be mounted, for example. Opening portions **121***a* are formed in the second insulating layer **121** at positions at which a semiconductor chip is to be mounted. The second insulating layer **121** is made of non-photosensitive thermosetting resin, and therefore, it is possible to form the opening portions **121***a* by laser processing.
- (31) In each of the opening portions **121***a*, a connecting terminal **410** for connecting one of the pads **111***b* of the first wiring layer **111** and an electrode of the semiconductor chip is formed. A top portion **411** of the connecting terminal **410**, which protrudes from the opening portion **121***a*, has a larger width than the pad **111***b* of the first wiring layer **111**, and extends to a predetermined range around the opening portion **121***a* on an upper surface of the second insulating layer **121**.
- (32) The width of the top portion **411** of the connecting terminal **410** is larger than the width of the pad **111***b* of the first wiring layer **111**, so that even if arrangement of the wiring pattern **111***a* is miniaturized and the width of the pad **111***b* is reduced, it is possible to prevent reduction in a

- surface area of the top portion **411** of the connecting terminal **410**. Further, when a semiconductor chip is mounted on an upper part of the connecting terminal **410** for example, a contact area between the top portion **411** of the connecting terminal **410** and an electrode of the semiconductor chip is relatively large, so that it is possible to improve bond strength with the semiconductor chip on the connecting terminal **410**. Meanwhile, the range in which the top portion **411** of the connecting terminal **410** extends on the upper surface of the second insulating layer **121** will be described later.
- (33) The third layer **130** is a layer that is laminated on a lower part of the first layer **110** in an adjacent manner and that is formed of a third insulating layer **131** with insulating property and a third wiring layer **132** with conductive property. The third insulating layer **131** is formed on the lower surface **112***b* of the first insulating layer **112** so as to cover the second wiring layer **113**. The third insulating layer **131** is an outermost insulating layer at a side of a lower surface of the build-up layer **100**. The third insulating layer **131** may be made of the same material as the first insulating layer **132**, for example. The third wiring layer **132** is formed on a lower surface of the third insulating layer **131**. The third wiring layer **132** may be made of the same material as the first wiring layer **131**, for example. The third wiring layer **132** and the second wiring layer **113** that are adjacent to each other across the third insulating layer **131** are connected to each other if needed via vias **133** that penetrate through the third insulating layer **131**.
- (34) The solder resist layer **200** is a layer that covers the second layer **120** that is the outermost layer at the side of the upper surface of the build-up layer **100**. The solder resist layer **200** is a layer that is made of, for example, insulating photosensitive resin, such as acrylic resin and polyimide resin, and is one of insulating layers. Meanwhile, the solder resist layer **200** may be made of insulating non-photosensitive resin, such as epoxy resin, for example.
- (35) A surface of the wiring board **10** at a side of the solder resist layer **200** is, for example, an area that corresponds to a mounting surface of an electronic component, such as a semiconductor chip. An opening portion **201** is formed in the solder resist layer **200** at a position corresponding to the mounting surface of the semiconductor chip, and the top portions **411** of the connecting terminals **410** are exposed on a bottom surface of the opening portion **201**. If the solder resist layer **200** is made of photosensitive resin, it is possible to form the opening portion **201** by exposure and development. Further, if the solder resist layer **200** is made of non-photosensitive resin, it is possible to form the opening portion **201** by laser processing.
- (36) The solder resist layer **300** is a layer that covers the third wiring layer **132** of the third layer **130**, which is the outermost layer at the side of the lower surface of the build-up layer **100**, and that protects the wiring. The solder resist layer **300** is a layer that is made of, for example, insulating photosensitive resin, such as acrylic resin and polyimide resin, and is one of insulating layers. Meanwhile, the solder resist layer **300** may be made of insulating non-photosensitive resin, such as epoxy resin, for example.
- (37) A surface of the wiring board **10** at a side of the solder resist layer **300** is a surface that is connected to an external component, an external device, or the like. An opening portion **301** is formed in the solder resist layer **300** at a position at which an external connecting terminal for electrically connecting an external component or an external device is formed, and the third wiring layer **132** of the third layer **130** of the build-up layer **100** is exposed from the opening portion **301**. An external connecting terminal, such as a solder ball, may be formed in the opening portion **301**, for example. Further, a portion of the third wiring layer **132** exposed from the opening portion **301** may be used as an external connecting terminal without providing a solder ball. If the solder resist layer **300** is made of photosensitive resin, it is possible to form the opening portion **301** by exposure and development. Further, if the solder resist layer **300** is made of non-photosensitive resin, it is possible to form the opening portion **301** by laser processing.
- (38) The range in which the top portion **411** of the connecting terminal **410** extends on the upper surface of the second insulating layer **121** will be described below with reference to FIG. **2**. FIG. **2**

is an enlarged perspective plan view of a periphery of the top portion 411 of the connecting terminal **410** on the upper surface of the second insulating layer **121**. The second insulating layer **121** is formed on the upper surface **112***a* of the first insulating layer **112**, and covers the exposed surfaces of the wiring patterns **111***a* and the pads **111***b* of the first wiring layer **111** that are exposed on the upper surface **112***a* of the first insulating layer **112**. In the perspective plan view of FIG. **2**, the exposed surfaces of the wiring patterns **111***a* and the pad **111***b* of the first wiring layer **111** covered by the second insulating layer **121** are illustrated. Further, as illustrated in FIG. **2** for example, if the plurality of wiring patterns **111***a* are located around one of the pads **111***b*, the top portion **411** of the connecting terminal **410** extends to a position overlapping with at least one of the wiring patterns **111***a* on the upper surface of the second insulating layer **121** in a plan view. A diameter of the pad **111***b* of the first wiring layer **111** is in a range of, for example, equal to or larger than 60 micrometers (µm) and equal to or smaller than 120 µm, and a diameter of the top portion **411** of the connecting terminal **410** is, for example, equal to or larger than 80 µm. Further, a pitch between the plurality of wiring patterns **11***a* located around the pad **111***b* is in a range of, for example, equal to or larger than 10 μm and equal to or smaller than 40 μm, and a pitch between each of the wiring patterns **111***a* and the pad **111***b* is in a range of, for example, equal to or larger than 8 μ m and equal to or smaller than 12 μ m. For example, if the diameter of the pad **111***b* is 60 μ m, if a pitch between the plurality of wiring patterns 111a is 10 μ m, and if the diameter of the top portion **411** of the connecting terminal **410** is 80 µm, the top portion **411** of the connecting terminal **410** overlaps with the two wiring patterns **111***a* that sandwich the pad **111***b* in a plan view. Furthermore, for example, if the diameter of the pad 111b is 60 µm, if a pitch between the plurality of wiring patterns 111a is 10 µm, and if the diameter of the top portion 411 of the connecting terminal **410** is 100 μm, the top portion **411** of the connecting terminal **410** overlaps with the four wiring patterns **111***a* that sandwich the pad **111***b* in a plan view. FIG. **2** illustrates the state in which the top portion **411** of the connecting terminal **410** overlaps with the four wiring patterns **111***a* that sandwich the pad **111***b* in a plan view.

- (39) In this manner, the top portion **411** of the connecting terminal **410** extends to a position overlapping with at least one of the wiring patterns **11***a* in a plan view, so that it is possible to increase the surface area of the top portion **411** of the connecting terminal **410**. As a result, the connection area between the top portion **411** of the connecting terminal **410** and the electrode of the semiconductor chip is increased, so that it is possible to improve bond strength between the connecting terminal **410** and the semiconductor chip.
- (40) A method of manufacturing a semiconductor device including the wiring board **10** configured as described above will be described below using a specific example with reference to FIG. **3**. FIG. **3** is a flowchart illustrating an example of the flow of a semiconductor device manufacturing method according to the embodiment.
- (41) First, a support body **500** that serves as a base for manufacturing the wiring board **10** is prepared (Step S**101**). Specifically, as illustrated in FIG. **4** for example, the support body **500** is provided by sequentially forming a first metal layer **502** and a second metal layer **503** on a flat upper surface of a base material **501**. FIG. **4** is a diagram illustrating a specific example of the support body **500**. The base material **501** is, for example, a prepreg in which epoxy insulating resin or the like is impregnated in a reinforcing member, such as a woven fabric or a non-woven fabric, which is made of a glass fiber, an aramid fiber, or the like. The first metal layer **502** is, for example, a metallic foil that is made of copper and includes a peeling layer (not illustrated) on an upper surface thereof. The second metal layer **503** is, for example, a metallic foil that is made of copper and is laminated on the first metal layer **502** via the peeling layer (not illustrated).
- (42) Meanwhile, a plurality of wiring board formation areas **500**A are arranged in a lattice manner on the support body **500**, and a wiring board **10** is formed in an area corresponding to each of the wiring board formation areas **500**A, for example. In other words, the plurality of wiring boards **10** are formed by using the single support body **500**.

- (43) After the support body **500** is prepared, the first wiring layer **111** is formed on the second metal layer **503** (Step S**102**). Specifically, a plating resist layer on which openings are formed in wiring pattern formation portions and pad formation portions is formed on the second metal layer **503**, electrolytic copper plating is performed on the second metal layer **503** that is exposed from the openings in the plating resist layer for example, and an electroplating layer is formed. The plating resist layer is formed by using, for example, dry film resist, and the openings in the plating resist layer may be formed by photolithography or laser processing, for example. Thereafter, as illustrated in FIG. **5** for example, the plating resist layer is removed by a stripping solution, so that the first wiring layer **111** including the wiring patterns **111***a* and the pads **111***b* is formed. FIG. **5** is a diagram illustrating a specific example of a process of forming the first wiring layer. (44) After the first wiring layer **111** is formed, the first insulating layer **112** that covers the first wiring layer **111** is formed on the second metal layer **503** (Step S**103**). Specifically, as illustrated in FIG. **6** for example, the first insulating layer **112** that is made of non-photosensitive and thermosetting resin with heat resistant property, such as epoxy resin, polyimide resin, or cyanate resin, is formed on the second metal layer **503** so as to cover the first wiring layer **111**. FIG. **6** is a diagram illustrating a specific example of a process of forming the first insulating layer. The first insulating layer **112** is formed in an upside-down manner on the second metal layer **503**. Specifically, a surface of the first insulating layer **112** that comes in contact with the second metal layer **503** serves as the upper surface **112***a*, and a surface of the first insulating layer **112** located opposite to the second metal layer **503** serves as the lower surface **112***b*.
- (45) Opening portions are formed at positions at which the vias **114** are to be formed on the first insulating layer **112** (Step S**104**). Specifically, as illustrated in FIG. **7** for example, an opening portions **112***c* that penetrate through the first insulating layer **112** and reach the pads **111***b* of the first wiring layer **111** are formed by, for example, laser processing. FIG. **7** is a diagram illustrating a specific example of a process of forming the opening portions. The pads **111***b* of the first wiring layer **111** are exposed on bottom surfaces of the opening portion **112***c*. Each of the opening portions **112***c* has a tapered shape in which a width (diameter) is reduced from the lower surface **112***b* of the first insulating layer **112** to the pad **111***b* of the first wiring layer **111**.
- (46) Then, the second wiring layer **113** is formed on the first insulating layer **112** on which the opening portions **112***c* are formed (Step S**105**). The second wiring layer **113** is formed by, for example, a semi-additive method. In this case, a seed layer is formed by, for example, performing electroless copper plating on inner wall surfaces of the opening portions **112***c* and the lower surface **112***b* of the first insulating layer **112**. Subsequently, a plating resist layer in which openings are arranged in the wiring pattern formation portions is formed on the seed layer. Then, for example, electrolytic copper plating is performed on the seed layer that is exposed from the openings of the plating resist layer, so that an electroplating layer is formed. Subsequently, the plating resist layer is removed. Thereafter, the seed layer that is exposed from the electroplating layer is removed, so that the second wiring layer **113** with a desired wiring pattern is formed on the lower surface **112***b* of the first insulating layer **113**.
- (47) At this time, as illustrated in FIG. **8** for example, the opening portions **112***c* in the first insulating layer **112** are filled with electrolytic copper plating, so that the vias **114** that penetrate through the first insulating layer **112** are formed, and the second wiring layer **113** and the pads **111***b* of the first wiring layer **111** are connected to each other via the vias **114**. FIG. **8** is a diagram illustrating a specific example of a process of forming the second wiring layer. Each of the opening portions **112***c* has a tapered shape in which the width (diameter) is reduced from the lower surface **112***b* of the first insulating layer **112** to the pad **111***b* of the first wiring layer **111**, and therefore, each of the vias **114** has a tapered shaped in which a width (diameter) is reduced from the second wiring layer **113** on the lower surface **112***b* of the first insulating layer **112** to the pad **111***b* of the first wiring layer **111**.

- (48) With formation of the second wiring layer **113**, the first layer **110** of the build-up layer **100** is obtained. In other words, the first layer **110**, in which the first wiring layer **111**, the first insulating layer 112, and the second wiring layer 113 are formed, is formed on the support body 500. (49) After the first layer **110** is formed, the support body **500** is removed from the first layer **110** (Step S**106**). Specifically, first, an upper layer above the second metal layer **503** is peeled off from the peeling layer (not illustrated) of the first metal layer **502**, and subsequently, the second metal layer **503** that comes in contact with the upper surface **112***a* of the first insulating layer **112** is removed by etching. Accordingly, as illustrated in FIG. 9 for example, the upper surface 112a of the first insulating layer **112** is exposed, and the wiring patterns **111***a* and the pads **111***b* of the first wiring layer **111** are exposed on the upper surface **112***a* of the first insulating layer **112**. FIG. **9** is a diagram illustrating a specific example of a process of removing the support body. (50) After the support body **500** is removed, the second insulating layer **121** is formed on the upper surface 112a of the first insulating layer 112, and the third insulating layer 131 is formed on the lower surface **112***b* of the first insulating layer **112** (Step S**107**). Specifically, as illustrated in FIG. 10 for example, the second insulating layer 121 that is made of non-photosensitive and thermosetting resin with heat resistant property, such as epoxy resin, polyimide resin, or cyanate resin, is laminated on the upper surface **112***a* of the first insulating layer **112**. Further, the third insulating layer **131** that is made of non-photosensitive and thermosetting resin with heat resistant property, such as epoxy resin, polyimide resin, or cyanate resin, is laminated on the lower surface **112***b* of the first insulating layer **112**. FIG. **10** is a diagram illustrating a specific example of a process of forming the second insulating layer and the third insulating layer. In FIG. 10, the structural body illustrated in FIG. **9** is illustrated in an upside-down manner. Meanwhile, the second insulating layer **121** and the third insulating layer **131** need not always be formed in parallel, but may be formed in arbitrary order.
- (51) Then, as illustrated in FIG. **11** for example, the opening portions **121***a* are formed by, for example, laser processing at positions at which the connecting terminals **410** for a semiconductor chip are arranged on the second insulating layer **121** at a side at which the semiconductor chip is to be mounted (Step S**108**). FIG. **11** is a diagram illustrating a specific example of a process of forming the opening portions. The pads **111***b* of the first wiring layer **111** are exposed on the bottom surfaces of the opening portions **121***a*. Each of the opening portions **121***a* has a tapered shaped in which the width (diameter) is reduced from the upper surface of the second insulating layer **121** to the pad **111***b* of the first wiring layer **111**. In contrast, opening portions **131***a* are formed by, for example, laser processing at positions at which the vias **133** of the third insulating layer **131** are formed. The second wiring layer **113** is exposed on bottom surfaces of the opening portions **131***a*. Each of the opening portions **131***a* has a tapered shaped in which a width (diameter) is reduced from a lower surface of the third insulating layer **131** to the second wiring layer **113**. Meanwhile, the opening portions **121***a* and the opening portions **131***a* need not always be formed in parallel, but may be formed in arbitrary order.
- (52) Further, the connecting terminals **410** are formed in the opening portions **121***a* of the second insulating layer **121**, and the third wiring layer **132** is formed on the lower surface of the third insulating layer **131** (Step S**109**). The connecting terminals **410** are formed by, for example, a semi-additive method. Specifically, a seed layer is formed by, for example, performing electroless copper plating on inner wall surfaces of the opening portions **121***a* and the upper surface of the second insulating layer **121**. Subsequently, a plating resist layer in which openings are arranged in connecting terminal formation portions is formed on the seed layer. Then, for example, electrolytic copper plating is performed on the seed layer that is exposed from the openings of the plating resist layer, so that an electroplating layer is formed. Subsequently, the plating resist layer is removed. Thereafter, the seed layer that is exposed from the electroplating layer is removed by etching, so that the connecting terminals **410** are formed. As illustrated in FIG. **12** for example, the connecting terminals **410** are connected to the pads **111***b* of the first wiring layer **111** at the positions of the

- opening portions **121***a* in the second insulating layer **121**. FIG. **12** is a diagram illustrating a specific example of a process of forming the connecting terminals and the third wiring layer. (53) At the time of forming the connecting terminals **410**, the top portions **411** that have larger widths (diameters) than the pads **111***b* of the first wiring layer **111** are formed on the upper surface of the second insulating layer **121**. In other words, the electrolytic copper plating is deposited so as to extend to a predetermined range around each of the opening portions **121***a* on the upper surface of the second insulating layer **121**, so that the top portion **411** with a larger width (diameter) than the pad **111***b* of the first wiring layer **111** is formed. For example, when the plurality of wiring patterns **111***a* are located around the pad **111***b* of the first wiring layer **111**, the top portion **411** of the connecting terminal **410** extends to a position overlapping with at least one of the wiring patterns **111***a* on the upper surface of the second insulating layer **121** in a plan view. With this configuration, the surface area of the top portion **411** of the connecting terminal **410** becomes larger than a surface area of the pad **111***b* of the first wiring layer **111**. As a result, when a semiconductor chip is mounted above the connecting terminals **410** for example, a contact area between each of the top portions **411** of the connecting terminals **410** and each of electrodes of the semiconductor chip is relatively large, so that it is possible to improve bond strength with the semiconductor chip on the connecting terminals **410**.
- (54) Furthermore, each of the opening portions **121***a* has a tapered shape in which the width (diameter) is reduced from the upper surface of the second insulating layer **121** to the pad **111***b* of the first wiring layer **111**, so that a portion of the connecting terminal **410** located inside the opening portion **121***a* has a tapered shape that conforms to the opening portion **121***a*. In other words, the portion of the connecting terminal **410** located inside the opening portion **121***a* has the tapered shape in which the width (diameter) is reduced from the top portion **411** to the pad **111***b* of the first wiring layer **111**. The tapered shape of the portion of the connecting terminal **410** located inside the opening portion **121***a* is an inverted tapered shaped as compared to the tapered shape of the via **114** that connects the second wiring layer **113** and the pad **111***b* of the first wiring layer **111**. With this configuration, even if the width (diameter) of the pad **111***b* of the first wiring layer **111** is relatively small, it is possible to reliably connect the connecting terminal **410** and the via **114** to the pad **111***b*, so that it is possible to improve miniaturization of arrangement of the wiring patterns **111***a* around the pad **111***b*.
- (55) In contrast, the third wiring layer **132** is formed by a semi-additive method, similarly to the connecting terminals **410**. In this case, as illustrated in FIG. **12** for example, the opening portions **131***a* of the third insulating layer **131** are filled with electrolytic copper plating, so that the vias **133** that penetrate through the third insulating layer **131** are formed, and the third wiring layer **132** and the second wiring layer **113** are connected to each other via the vias **133**. Meanwhile, the connecting terminals **410** and the third wiring layer **132** need not always be formed in parallel, but may be formed in arbitrary order.
- (56) With formation of the connecting terminals **410** and the third wiring layer **132**, the build-up layer **100** that includes the first layer **110** to the third layer **130** is completed. Further, the second layer **120** that is the outermost layer at the side of the upper surface of the build-up layer **100** is covered by the solder resist layer **200**, and the third wiring layer **132** of the third layer **130** that is the outermost layer at the side of the lower surface of the build-up layer **100** is covered by the solder resist layer **300** (Step S**110**).
- (57) Furthermore, as illustrated in FIG. **13** for example, the opening portion **201** is formed at a position corresponding to a mounting surface of a semiconductor chip on the solder resist layer **200** at a side corresponding to the mounting surface of the semiconductor chip. The top portions **411** of the connecting terminals **410** are exposed on the bottom surface of the opening portion **201**. In contrast, the opening portion **301** is formed at a position at which an external connecting terminal is arranged on the solder resist layer **300** at a side at which an external component, an external device, or the like is to be connected. The third wiring layer **132** is exposed on a bottom surface of the

- opening portion **301**. FIG. **13** is a diagram illustrating a specific example of a process of forming the solder resist layers.
- (58) If photosensitive resin is used as the solder resist layers **200** and **300**, it is possible to form the opening portions **201** and **301** by exposure and development. Further, if non-photosensitive resin is used as the solder resist layers **200** and **300**, it is possible to form the opening portions **201** and **301** by laser processing.
- (59) Through the processes as described above, as illustrated in FIG. **14** for example, an intermediate structure that has the same structure as the wiring board **10** is obtained. The intermediate structure is configured with an assembly that includes the plurality of wiring boards **10**, and therefore, cutting is performed to cut out each of the wiring boards **10** (Step S**111**). Specifically, the intermediate structure as illustrated in FIG. **14** is cut by, for example, a dicer or a slicer along cutting lines A that are located inside the area corresponding to each of the wiring board formation areas **500**A, so that the wiring board **10** is obtained. FIG. **14** is a diagram illustrating a specific example of a cutting process.
- (60) Further, a semiconductor chip is mounted on the build-up layer **100** at the side of the second layer **120** (that is, the second insulating layer **121**) (Step S**112**), and the connecting terminals **410** and electrodes of the semiconductor chip are connected to each other. FIG. **15** is a diagram illustrating a specific example of a process of mounting a semiconductor chip.
- (61) Specifically, as illustrated in FIG. **15**, a semiconductor chip **610** is mounted above the connecting terminals **410**, and electrodes **611** of the semiconductor chip **610** are bonded to the top portions **411** of the connecting terminals **410** by, for example, solders **612** or the like. At this time, the width of each of the top portions **411** of the connecting terminals **410** is larger than the width of each of the pads **111***b* of the first wiring layer **111**, so that a connection area between each of the top portions **411** of the connecting terminals **410** and each of the electrodes **611** of the semiconductor chip **610** is increased. As a result, it is possible to improve bond strength between the connecting terminals **410** and the semiconductor chip **610**. Further, at this time, each of the top portions **411** of the connecting terminals **410** protrudes upward relative to the upper surface of the second insulating layer **121**, so that an upper surface and side surfaces of each of the top portions **411** are covered by the solder **612**.
- (62) Furthermore, bonded portions between the electrodes **611** and the top portions **411** of the connecting terminals **410** are sealed with underfill resin **613**, so that a semiconductor device in which the semiconductor chip **610** is mounted on the wiring board **10** is completed. In the bonded portions between the electrodes **611** and the top portions **411** of the connecting terminals **410**, the upper surfaces and the side surfaces of the top portions **411** are covered by the solders **612**. Therefore, in the semiconductor device, as compared to a configuration in which the top portions **411** are embedded in the second insulating layer **121** and only the upper surfaces of the top portions **411** are covered by solders, it is possible to improve the bond strength between the electrodes **611** and the top portions **411** of the connecting terminals **410**. Meanwhile, it may be possible to form an external connecting terminal, such as a solder ball, in the opening portion **301** of the solder resist layer **300**. Moreover, it may be possible to use a portion of the third wiring layer **132** exposed from the opening portion **301** of the solder resist layer **300** as an external connecting terminal without providing a solder ball.
- (63) As described above, a wiring board (for example, the wiring board **10**) according to the embodiment includes a first wiring layer (for example, the first wiring layer **111**), a first insulating layer (for example, the first insulating layer **121**), a second insulating layer (for example, the second insulating layer **121**), an opening portion (for example, the opening portion **121***a*), and a connecting terminal (for example, the connecting terminal **410**). The first wiring layer includes a wiring pattern (for example, the wiring pattern **111***a*) and a pad (for example, the pad **111***b*). The first insulating layer covers the first wiring layer and exposes, from an upper surface (for example, the upper surface **112***a*), surfaces of the wiring pattern and the pad of the first wiring layer. The

second insulating layer is formed on the upper surface of the first insulating layer. The opening portion penetrates through the second insulating layer to the pad of the first wiring layer. The connecting terminal is formed in the opening portion of the second insulating layer, is connected to the pad of the first wiring layer, has one end that protrudes from the opening portion of the second insulating layer, and includes, at the one end, a top portion (for example, the top portion **411**) that has a larger width than the pad of the first wiring layer. With this configuration, according to the wiring board of the embodiment, it is possible to improve bond strength with an electronic component (for example, the semiconductor chip **610**).

- (64) Furthermore, in the wiring board according to the embodiment, the first wiring layer may include a plurality of wiring patterns that are located around the pad. Moreover, the top portion of the connecting terminal may extend to a position overlapping with at least one of the wiring patterns on the upper surface of the second insulating layer in a plan view. With this configuration, according to the wiring board of the embodiment, it is possible to improve the bond strength with the electronic component.
- (65) Furthermore, the wiring board according to the embodiment may further include a second wiring layer (for example, the second wiring layer 113) and a via (for example, the via 114). The second wiring layer may be formed on a lower surface (for example, the lower surface 112b) of the first insulating layer. The via may penetrate through the first insulating layer and connect the second wiring layer and the pad of the first wiring layer. With this configuration, according to the wiring board of the embodiment, it is possible to electrically connect the second wiring layer and the pad of the first wiring layer that are located adjacent to each other across the first insulating layer.
- (66) Moreover, in the wiring board according to the embodiment, a portion of the connecting terminal located inside the opening portion of the second insulating layer may have a tapered shape in which a width is reduced from the top portion to the pad of the first wiring layer. The via may have a tapered shape in which a width is reduced from the second wiring layer to the pad of the first wiring layer. With this configuration, according to the wiring board of the embodiment, it is possible to improve miniaturization of arrangement of the wiring patterns around the pad. (67) Furthermore, the wiring board according to the embodiment may further include a third insulating layer (for example, the third insulating layer 131), a third wiring layer (for example, the third wiring layer 132), and a via (for example, the via 133). The third insulating layer may be formed on a lower surface of the first insulating layer and cover the second wiring layer. The third wiring layer may be formed on a lower surface of the third insulating layer. The via may penetrate through the third insulating layer and connect the third wiring layer and the second wiring layer. With this configuration, according to the wiring board of the embodiment, it is possible to appropriately adjust the number of layers in the build-up layer (for example, the build-up layer **100**) that is configured by laminating layers formed of an insulating layer and a wiring layer. (68) Modification
- (69) FIG. **16** is a diagram illustrating a configuration of the wiring board **10** according to a modification. In FIG. **16**, the same components as those illustrated in FIG. **1** are denoted by the same reference symbols. FIG. **16** schematically illustrates a cross section of the wiring board **10**. The wiring board **10** illustrated in FIG. **16** has a laminated structure, and includes a build-up layer **100**A and the solder resist layers **200** and **300**. The build-up layer **100**A is divided into the first layer **110** and the second layer **120**.
- (70) In the embodiment as described above, the build-up layer **100** is configured such that the second layer **120** is laminated on an upper part of the first layer **110** and the third layer **130** is laminated on a lower part of the first layer **110**. In contrast, in the wiring board **10** according to the modification, the build-up layer **100**A does not include the third layer **130**, but includes the two layers. Therefore, the first insulating layer **112** of the first layer **110** is the outermost insulating layer at a side of a lower surface of the build-up layer **100**A.

- (71) The solder resist layer **300** is a layer that covers the second wiring layer **113** of the first layer **110** that is the outermost layer at the side of the lower surface of the build-up layer **100**A, and protects wires.
- (72) A surface of the wiring board **10** at a side of the solder resist layer **300** is a surface that is connected to an external component, an external device, or the like. The opening portion **301** is formed in the solder resist layer **300** at a position at which an external connecting terminal for electrically connecting an external component or an external device is formed, and the second wiring layer **113** of the first layer **110** of the build-up layer **100**A is exposed from the opening portion **301**. An external connecting terminal, such as a solder ball, may be formed in the opening portion **301**, for example. Further, a portion of the second wiring layer **113** exposed from the opening portion **301** may be used as an external connecting terminal without providing a solder ball.
- (73) A method of manufacturing a semiconductor device including the wiring board **10** configured as described above will be described below by using a specific example with reference to FIG. **17**. FIG. **17** is a flowchart illustrating an example of the flow of a semiconductor device manufacturing method according to the modification. Meanwhile, in FIG. **17**, processes from Steps S**201** to S**206** are the same as the processes from Steps S**101** to S**106** in FIG. **3**, and therefore, detailed explanation thereof will be omitted.
- (74) After the first layer **110** is formed, the support body **500** is removed from the first layer **110** (Step S**206**). Accordingly, as illustrated in FIG. **18** for example, the upper surface **112***a* of the first insulating layer **112** is exposed, and the wiring patterns **111***a* and the pads **111***b* of the first wiring layer **111** are exposed on the upper surface **112***a* of the first insulating layer **112**. FIG. **18** is a diagram illustrating a specific example of a process of removing the support body.
- (75) After the support body **500** is removed, the second insulating layer **121** is formed on the upper surface **112***a* of the first insulating layer **112** (Step S**207**). Specifically, as illustrated in FIG. **19** for example, the second insulating layer **121** that is made of non-photosensitive and thermosetting resin with heat resistant property, such as epoxy resin, polyimide resin, or cyanate resin, is laminated on the upper surface **112***a* of the first insulating layer **112**. FIG. **19** is a diagram illustrating a specific example of a process of forming the second insulating layer. In FIG. **19**, the structural body illustrated in FIG. **18** is illustrated in an upside-down manner.
- (76) Then, as illustrated in FIG. **20** for example, the opening portions **121***a* are formed by, for example, laser processing at positions at which the connecting terminals **410** for a semiconductor chip are arranged on the second insulating layer **121** at a side at which the semiconductor chip is to be mounted (Step S**208**). FIG. **20** is a diagram illustrating a specific example of a process of forming the opening portions. The pad **111***b* of the first wiring layer **111** is exposed on the bottom surface of the opening portion **121***a*. Each of the opening portions **121***a* has a tapered shape in which the width (diameter) is reduced from the upper surface of the second insulating layer **121** to the pad **111***b* of the first wiring layer **111**.
- (77) Further, the connecting terminals **410** are formed in the opening portions **121***a* of the second insulating layer **121** (Step S**209**). The connecting terminals **410** are formed by, for example, a semi-additive method. Specifically, a seed layer is formed by, for example, performing electroless copper plating on inner wall surfaces of the opening portions **121***a* and the upper surface of the second insulating layer **121**. Subsequently, a plating resist layer in which openings are arranged in the connecting terminal formation portions is formed on the seed layer. Then, for example, electrolytic copper plating is performed on the seed layer that is exposed from the openings of the plating resist layer, so that an electroplating layer is formed. Subsequently, the plating resist layer is removed. Thereafter, the seed layer that is exposed from the electroplating layer is removed by etching, so that the connecting terminals **410** are formed. As illustrated in FIG. **21** for example, the connecting terminals **410** are connected to the pads **111***b* of the first wiring layer **111** at the positions of the opening portions **121***a* in the second insulating layer **121**. FIG. **21** is a diagram illustrating a

specific example of a process of forming the connecting terminals.

- (78) At the time of forming the connecting terminals **410**, the top portions **411** that have larger widths (diameters) than the pads **111***b* of the first wiring layer **111** are formed on the upper surface of the second insulating layer **121**. In other words, the electrolytic copper plating is deposited so as to extend to a predetermined range around each of the opening portions **121***a* on the upper surface of the second insulating layer **121**, so that the top portion **411** with a larger width (diameter) than the pad **111***b* of the first wiring layer **111** is formed. For example, when the plurality of wiring patterns **111***a* are located around the pad **111***b* of the first wiring layer **111**, the top portion **411** of the connecting terminal **410** extends to a position overlapping with at least one of the wiring patterns **111***a* on the upper surface of the second insulating layer **121** in a plan view. With this configuration, the surface area of the top portion **411** of the connecting terminal **410** becomes larger than the surface area of the pad **111***b* of the first wiring layer **111**. As a result, when a semiconductor chip is mounted above the connecting terminals **410** for example, a contact area between each of the top portions **411** of the connecting terminals **410** and each of electrodes of the semiconductor chip is relatively large, so that it is possible to improve bond strength with the semiconductor chip on the connecting terminals **410**.
- (79) Furthermore, each of the opening portions **121***a* has a tapered shape in which the width (diameter) is reduced from the upper surface of the second insulating layer **121** to the pad **111***b* of the first wiring layer **111**, so that a portion of the connecting terminal **410** located inside the opening portion **121***a* has a tapered shape that conforms to the opening portion **121***a*. In other words, the portion of the connecting terminal **410** located inside the opening portion **121***a* has the tapered shape in which the width (diameter) is reduced from the top portion **411** to the pad **111***b* of the first wiring layer **111**. The tapered shape of the portion of the connecting terminal **410** located inside the opening portion **121***a* is an inverted tapered shaped as compared to the tapered shape of the via **114** that connects the second wiring layer **113** and the pad **111***b* of the first wiring layer **111**. With this configuration, even if the width (diameter) of the pad **111***b* of the first wiring layer **111** is relatively small, it is possible to reliably connect the connecting terminal **410** and the via **114** to the pad **111***b*, so that it is possible to improve miniaturization of arrangement of the wiring patterns **11***a* around the pad **111***b*.
- (80) With formation of the connecting terminals **410**, the build-up layer **100**A that includes the first layer **110** and the second layer **120** is completed. Further, the second layer **120** that is the outermost layer at the side of the upper surface of the build-up layer **100**A is covered by the solder resist layer **200**, and the second wiring layer **113** of the first layer **110** that is the outermost layer at the side of the lower surface of the build-up layer **100**A is covered by the solder resist layer **300** (Step S**210**). (81) Furthermore, as illustrated in FIG. **22** for example, the opening portion **201** is formed at a position corresponding to a mounting surface of a semiconductor chip on the solder resist layer **200** at a side corresponding to the mounting surface of the semiconductor chip. The top portions **411** of the connecting terminals **410** are exposed from the bottom surface of the opening portion **201**. In contrast, the opening portion **301** is formed at a position at which an external connecting terminal is arranged on the solder resist layer **300** at a side at which an external component, an external device, or the like is to be connected. The second wiring layer **113** is exposed on the bottom surface of the opening portion **301**. FIG. **22** is a diagram illustrating a specific example of a process of forming the solder resist layers.
- (82) If photosensitive resin is used as the solder resist layers **200** and **300**, it is possible to form the opening portions **201** and **301** by exposure and development. Further, if non-photosensitive resin is used as the solder resist layers **200** and **300**, it is possible to form the opening portions **201** and **301** by laser processing.
- (83) Through the processes as described above, as illustrated in FIG. **23** for example, an intermediate structure that has the same structure as the wiring board **10** is obtained. The intermediate structure is configured with an assembly that includes the plurality of wiring boards

- **10**, and therefore, cutting is performed to cut out each of the wiring boards **10** (Step S**211**). Specifically, the intermediate structure as illustrated in FIG. **23** is cut by, for example, a dicer or a slicer along the cutting lines A that are located inside the area corresponding to each of the wiring board formation areas **500**A, so that the wiring board **10** is obtained. FIG. **23** is a diagram illustrating a specific example of a cutting process.
- (84) Further, a semiconductor chip is mounted on the build-up layer **100**A at the side of the second layer **120** (that is, the second insulating layer **121**) (Step S**212**), and the connecting terminals **410** and electrodes of the semiconductor chip are connected to each other. FIG. **24** is a diagram illustrating a specific example of a process of mounting a semiconductor chip.
- (85) Specifically, as illustrated in FIG. **24**, the semiconductor chip **610** is mounted above the connecting terminals **410**, and the electrodes **611** of the semiconductor chip **610** are bonded to the top portions **411** of the connecting terminals **410** by, for example, the solders **612** or the like. At this time, the width of each of the top portions **411** of the connecting terminals **410** is larger than the width of each of the pads **111***b* of the first wiring layer **111**, so that a connection area between each of the top portions **411** of the connecting terminals **410** and each of the electrodes **611** of the semiconductor chip **610** is increased. As a result, it is possible to improve bond strength between the connecting terminals **410** and the semiconductor chip **610**. Further, at this time, each of the top portions **411** of the connecting terminals **410** protrudes upward relative to the upper surface of the second insulating layer **121**, so that an upper surface and side surfaces of each of the top portions **411** are covered by the solder **612**.
- (86) Furthermore, bonded portions between the electrodes **611** and the top portions **411** of the connecting terminals **410** are sealed with the underfill resin **613**, so that a semiconductor device in which the semiconductor chip **610** is mounted on the wiring board **10** is completed. In the bonded portions between the electrodes **611** and the top portions **411** of the connecting terminals **410**, the upper surfaces and the side surfaces of the top portion **411** are covered by the solders **612**. Therefore, in the semiconductor device, as compared to a configuration in which the top portions **411** are embedded in the second insulating layer **121** and only the upper surfaces of the top portions **411** are covered by solders, it is possible to improve the bond strength between the electrodes **611** and the top portions **411** of the connecting terminals **410**. Meanwhile, it may be possible to form an external connecting terminal, such as a solder ball, in the opening portion **301** of the solder resist layer **300**. Moreover, it may be possible to use a portion of the second wiring layer **113** exposed from the opening portion **301** of the solder resist layer **300** as an external connecting terminal without providing a solder ball.
- (87) As described above, in the wiring board according to the modification, the connecting terminal is formed on the opening portion of the second insulating layer, is connected to the pad of the first wiring layer, has one end that protrudes from the opening portion of the second insulating layer, and includes, at the one end, a top portion (for example, the top portion **411**) that has a larger width than the pad of the first wiring layer. With this configuration, according to the wiring board of the modification, it is possible to improve bond strength with an electronic component (for example, the semiconductor chip **610**). Furthermore, according to the wiring board of the modification, it is possible to reduce the number of layers in the build-up layer (for example, the build-up layer **100**A) as compared to the wiring board of the embodiment, so that it is possible to reduce a size in a thickness direction.
- (88) Other Modifications
- (89) In the embodiment and the modification as described above, each of the build-up layers **100** and **100**A has the two or the three layers, but a build-up layer may be configured by laminating four or more layers. In this case, it is sufficient to sequentially laminate layers with the same configurations as the third layer **130** below the first layer **110** of each of the build-up layers **100** and **100**A.
- (90) According to one embodiment of the wiring board disclosed in the present application, it is

possible to improve bond strength with an electronic component.

(91) All examples and conditional language recited herein are intended for pedagogical purposes of aiding the reader in understanding the invention and the concepts contributed by the inventor to further the art, and are not to be construed as limitations to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiment of the present invention has been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention. (92) Note

(93) (1) A wiring board manufacturing method comprising: forming, on a support body, a first wiring layer including a wiring pattern and a pad; forming, on the support body, a first insulating layer that covers the first wiring layer; removing the support body to expose surfaces of the wiring pattern and the pad from an upper surface of the first insulating layer; forming a second insulating layer on the upper surface of the first insulating layer; forming an opening portion that penetrates through the second insulating layer to the pad; forming a connecting terminal in the opening portion, the connecting terminal connecting to the pad and having one end protruding from the opening portion, wherein the forming the connecting terminal includes forming the connecting terminal that includes, at the one end protruding from the opening portion of the second insulating layer, a top portion having a larger width than the pad of the first wiring layer. (2) The wiring board manufacturing method according to the note (1), further comprising: forming, before removing the support body, an opening portion that penetrates through the first insulating layer to the pad; and forming a second wiring layer on a lower surface of the first insulating layer in which the opening portion is formed, wherein at the forming the second wiring layer, a via that penetrates through the first insulating layer is formed in the opening portion of the first insulating layer and the second wiring layer and the pad is connected via the via. (3) The wiring board manufacturing method according to the note (2), further comprising: forming a third insulating layer on the lower surface of the first insulating layer, the third insulting layer covering the second wiring layer; forming an opening portion that penetrates through the third insulating layer to the second wiring layer; and forming a third wiring layer on a lower surface of the third insulating layer, wherein the forming the second insulating layer is performed in parallel to the forming the third insulating layer, the forming the opening portion in the second insulating layer is performed parallel to the forming the opening portion in the third insulating layer, the forming the connecting terminal is performed parallel to the forming the third wiring layer, and at the forming the third wiring layer, a via is formed in the opening portion of the third insulating layer, the via penetrating through the third insulating layer and the third wiring layer and the second wiring layer is connected via the via. (4) The wiring board manufacturing method according to the note (1), wherein The first insulating layer covers back surfaces and side surfaces of the wiring pattern and the pad.

Claims

1. A wiring board comprising: a first wiring layer including a pad and a plurality of wiring patterns that are located around the pad; a first insulating layer that covers the first wiring layer and exposes, from an upper surface thereof, surfaces of the plurality of wiring patterns and the pad; a second insulating layer that is formed on the upper surface of the first insulating layer; an opening portion that penetrates through the second insulating layer to the pad; and a connecting terminal that is formed in the opening portion, that is connected to the pad, that has one end protruding from the opening portion, and that includes, at the one end, a top portion having a larger width than the pad, wherein the top portion has an upper surface and a side surface that are not covered by another insulating layer, the plurality of wiring patterns include two or more wiring patterns that sandwich the pad, and the top portion of the connecting terminal extends to a position overlapping with the

two or more wiring patterns on the upper surface of the second insulating layer in a plan view.

- 2. The wiring board according to claim 1, further comprising: a second wiring layer that is formed on a lower surface of the first insulating layer; and a via that penetrates through the first insulating layer and connects the second wiring layer and the pad.
- 3. The wiring board according to claim 2, wherein a portion of the connecting terminal located inside the opening portion has a tapered shape in which a width is reduced from the top portion to the pad, and the via has a tapered shape in which a width is reduced from the second wiring layer to the pad.
- 4. The wiring board according to claim 2, further comprising: a third insulating layer that is formed on the lower surface of the first insulating layer and covers the second wiring layer; a third wiring layer that is formed on a lower surface of the third insulating layer; and a via that penetrates through the third insulating layer and connects the third wiring layer and the second wiring layer.

 5. The wiring board according to claim 1, wherein the first insulating layer covers back surfaces
- 5. The wiring board according to claim 1, wherein the first insulating layer covers back surfaces and side surfaces of the wiring pattern and the pad.
- 6. The wiring board according to claim 1, further comprising: a solder resist layer that is formed on the upper surface of the second insulating layer, wherein the solder resist layer has an opening portion formed at a position corresponding to a mounting surface of an electronic component on the upper surface of the second insulating layer and exposing the mounting surface, and the upper surface and the side surface of the top portion are exposed in the opening portion of the solder resist layer.
- 7. The wiring board according to claim 6, wherein an entirety of the mounting surface is exposed in the opening portion of the solder resist layer.
- 8. The wiring board according to claim 6, wherein the connecting terminal includes a plurality of connecting terminals located in the opening portion of the solder resist layer, and the upper surface and the side surface of the top portion of each of the plurality of connecting terminals are exposed in the opening portion of the solder resist layer.