US Patent & Trademark Office Patent Public Search | Text View

Α1

United States Patent Application Publication 20250266326 Kind Code **Publication Date** August 21, 2025 HANADA; Toshio Inventor(s)

POWER MODULE SEMICONDUCTOR DEVICE AND INVERTER **EQUIPMENT, AND FABRICATION METHOD OF THE POWER** MODULE SEMICONDUCTOR DEVICE, AND METALLIC MOLD

Abstract

The power module semiconductor device (2) includes: an insulating substrate (10); a first pattern (**10***a*) (D) disposed on the insulating substrate (**10**); a semiconductor chip (Q) disposed on the first pattern; a power terminal (ST, DT) and a signal terminal (CS, G, SS) electrically connected to the semiconductor chip; and a resin layer (12) configured to cover the semiconductor chip and the insulating substrate. The signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate.

Inventors: HANADA; Toshio (Kyoto-shi, JP)

Applicant: ROHM CO., LTD. (Kyoto-shi, JP)

Family ID: 1000008589511

Appl. No.: 19/204293

Filed: May 09, 2025

Foreign Application Priority Data

JP 2012-206947 Sep. 20, 2012 JP Sep. 20, 2012 2012-207194

Related U.S. Application Data

parent US continuation 18622153 20240329 parent-grant-document US 12322683 child US 19204293

parent US continuation 18491223 20231020 parent-grant-document US 11973007 child US 18622153

parent US continuation 18052456 20221103 parent-grant-document US 11967543 child US 18491223

parent US continuation 17119243 20201211 parent-grant-document US 11532537 child US 18052456

parent US continuation 16256744 20190124 parent-grant-document US 10896866 child US 17119243

parent US continuation 15903665 20180223 ABANDONED child US 16256744 parent US continuation 14663135 20150319 parent-grant-document US 9960103 child US 15903665

parent WO continuation PCT/JP2013/074895 20130913 PENDING child US 14663135

Publication Classification

Int. Cl.: H01L23/482 (20060101); H01L21/50 (20060101); H01L21/56 (20060101); H01L23/00 (20060101); H01L23/31 (20060101); H01L23/373 (20060101); H01L23/498 (20060101); H01L23/538 (20060101); H01L25/07 (20060101); H01L25/11 (20060101); H01L25/18 (20230101); H02M7/00 (20060101)

U.S. Cl.:

CPC **H01L23/482** (20130101); **H01L21/50** (20130101); **H01L21/565** (20130101); H01L23/3735 (20130101); H01L23/49811 (20130101); H01L23/49844 (20130101); H01L23/538 (20130101); H01L25/07 (20130101); H01L25/072 (20130101); H01L25/115 (20130101); H01L25/18 (20130101); H02M7/003 (20130101); H01L23/3107 (20130101); H01L24/32 (20130101); H01L24/33 (20130101); H01L24/48 (20130101); H01L24/49 (20130101); H01L24/73 (20130101); H01L2224/04042 (20130101); H01L2224/32225 (20130101); H01L2224/32245 (20130101); H01L2224/33181 (20130101); H01L2224/45015 (20130101); H01L2224/48227 (20130101); H01L2224/49113 (20130101); H01L2224/73215 (20130101); H01L2224/73265 (20130101); H01L2224/92247 (20130101); H01L2924/00012 (20130101); H01L2924/00014 (20130101); H01L2924/10272 (20130101); H01L2924/12032 (20130101); H01L2924/1305 (20130101); H01L2924/13055 (20130101); H01L2924/13091 (20130101); H01L2924/181 (20130101); H01L2924/19105 (20130101); H01L2924/19107 (20130101); H01L2924/207 (20130101); H01L2924/30107 (20130101)

Background/Summary

CROSS REFERENCE TO RELATED APPLICATIONS [0001] This application is a continuation application of U.S. application Ser. No. 18/622,153, filed Mar. 29, 2024, which is a continuation application of U.S. application Ser. No. 18/491,223, filed Oct. 20, 2023, which is a continuation application of U.S. application Ser. No. 18/052,456, filed Nov. 3, 2022, which is a continuation application of U.S. application Ser. No. 17/119,243, filed Dec. 11, 2020, which is a continuation application of U.S. application Ser. No. 16/256,744, filed Jan. 24, 2019, which is a continuation application of U.S. application Ser. No. 15/903,665, filed Feb. 23, 2018, which is a continuation application of U.S. application Ser. No. 14/663,135, which is a continuation application of PCT Application No. PCT/JP2013/074895, filed on Sep. 13, 2013, which claims priority to Japan Patent Applications No. P2012-206947 filed on Sep. 20, 2012 and P2012-207194 filed on Sep. 20, 2012, the entire contents of each of f which are incorporated herein by reference, including the original claims.

FIELD

[0002] The embodiments described herein relates to a power module semiconductor device and inverter equipment, and a fabrication method of the power module semiconductor device, and a metallic mold thereof. In particular, the embodiments relates to a power module semiconductor device having straight wiring structure, low-inductance inverter equipment, and a power module semiconductor device of a vertical terminal transfermold and a fabrication method thereof, and a metallic mold thereof.

BACKGROUND

[0003] Many research institutions are currently conducting research to develop Silicon Carbide (SiC) devices. Advantages of SiC power devices over Si power devices include low on resistance, high switching speed, high temperature operation, etc.

[0004] Conventional Si power devices, such as Insulated Gate Bipolar Transistors (IGBTs), are limited to about 150 degrees *C. maximum* operating temperature.

[0005] However, SiC based devices can theoretically operate to temperatures of 600 degrees C. [0006] In conventional Si power modules, since losses produced by Si power devices are relatively larger, high power cannot be output due to a problem of heat generation. Since high thermal resistance of power modules can be tolerated in instead of inability to output high power, the thickness of power modules were increased in consideration of an influence of warpage, thereby reaching the limits of miniaturization of power modules.

[0007] SiC power modules can conduct a large electric current, and can be easily operated under high temperature conditions operation, since losses produced by Si power devices are relatively smaller. However, thin type power module design has been required for achieving such SiC power modules.

[0008] Case type packages is used as packages of the SiC power devices.

[0009] On the other hand, there is also disclosed a semiconductor device which is resin-sealed by transfermold technique.

[0010] Moreover, there is also disclosed a transfermold in which a press-fit vertical terminal is formed by integrally molding a socket and then presses fit a terminal therein.

SUMMARY

[0011] There are commonly used case type power modules in which signal terminals are disposed in a vertical direction with respect to a main unit of the power module.

[0012] On the other hand, in transfermold-structured modules where thin structure is realizable as compared with the case type power modules, a power terminal and a signal terminal are horizontally disposed with respect to an outer periphery of a mold. For this reason, restrictions occur in a creepage surface for securing an insulation between terminals and between a heat sink and the terminal. Moreover, when the modules are disposed in parallel, a distance between modules must be secured, thereby causing a space demerit.

[0013] Furthermore, in the case of vertically stacked structure in which a control substrate and passive components are mounted in a vertical direction on a module, it is necessary to perform post processes, e.g. a process for bending signal terminals in the vertical direction. Accordingly, the number of fabricating processes is increased and a break etc. may occur in a bending part of the signal terminal during the post processes, such as the bending process.

[0014] The embodiments described herein provide a power module semiconductor device having a vertical terminal transfermold in which structure thereof is simple and the number of parts is reduced, thereby achieving space saving, a fabrication method of such a power module semiconductor device, and a metallic mold thereof.

[0015] Moreover, embodiments provide a power module semiconductor device of which a power terminal has straight wiring structure, and low series inductance inverter equipment.

[0016] According to one aspect of the embodiments, there is provided a power module

semiconductor device comprising: an insulating substrate; a first pattern of a copper plate layer disposed on the insulating substrate; a semiconductor chip disposed on the first pattern; a power terminal and a signal terminal electrically connected to the semiconductor chip; and a resin layer configured to cover the semiconductor chip and the insulating substrate, wherein the signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate.

[0017] According to another aspect of the embodiments, there is provided a fabrication method of a power module semiconductor device, the method comprising: mounting the power module semiconductor device on a lower metallic mold, the lower metallic mold comprising a main unit mounting unit, a terminal mounting unit of a power terminal, and a fixing mechanism configured to fix a signal terminal thereto; fixing the signal terminal to the fixing mechanism; engaging the lower metallic mold with an upper metallic mold; injecting a resin to a space for resin injection formed between the lower metallic mold and the upper metallic mold; removing the upper metallic mold from the lower metallic mold; and removing the resin sealed power module semiconductor device. [0018] According to still another aspect of the embodiments, there is provided a metallic mold comprising: a main unit mounting unit of a power module semiconductor device; a terminal mounting unit of the power terminal of the power module semiconductor device; a lower metallic mold comprising a fixing mechanism configured to fix the signal terminal of the power module semiconductor device; and an upper metallic mold engaged with the lower metallic mold. [0019] According to still another aspect of the embodiments, there is provided a power module semiconductor device, wherein the power terminal is disposed so as to be extended and from mutually opposite side surfaces of the resin layer in mutually opposite directions, along a long-side direction of the resin layer, in parallel with a main surface of the resin layer, thereby forming straight wiring structure.

[0020] According to still another aspect of the embodiments, there is provided an inverter equipment comprising a plurality of power module semiconductor devices having straight wiring structure disposed in parallel, wherein power terminals of the respective power module semiconductor device are connected to each other with a bus bar electrode.

[0021] According to the embodiments, there can be provided a power module semiconductor device having a vertical terminal transfermold in which structure thereof is simple and the number of parts is reduced, thereby achieving space saving, a fabrication method of such a power module semiconductor device, and a metallic mold thereof.

[0022] Moreover, according to the embodiments, there can be provided a power module semiconductor device of which a power terminal has straight wiring structure, and low series inductance inverter equipment.

Description

BRIEF DESCRIPTION OF DRAWINGS

[0023] FIG. **1** is a schematic bird's-eye view configuration diagram showing a one-in-one (1-in-1 module), which is a power module semiconductor device according to a comparative example. [0024] FIG. **2** is a schematic bird's-eye view configuration diagram showing a 1-in-1 module, before forming a resin layer thereon, which is the power module semiconductor device according to the comparative example.

[0025] FIG. **3** is a schematic bird's-eye view configuration diagram showing a 1-in-1 module, before forming an upper surface plate electrode thereon, which is the power module semiconductor device according to the comparative example.

[0026] FIG. **4** is a schematic planar pattern configuration diagram showing the 1-in-1 module, which is the power module semiconductor device according to the comparative example.

- [0027] FIG. **5** is a schematic cross-sectional structure diagram taken in the line I-I of FIG. **4**.
- [0028] FIG. **6** is a schematic circuit configuration diagram of a three-phase alternating current (AC) inverter equipment composed by disposing six pieces of the power module semiconductor devices according to the comparative example.
- [0029] FIG. **7** is a schematic plane configuration of the three-phase AC inverter equipment composed by disposing the six pieces of the power module semiconductor devices according to the comparative example, and a connection diagram between the respective terminals thereof.
- [0030] FIG. **8**A is a schematic plane configuration diagram also including connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal in the three-phase AC inverter equipment composed by disposing the six pieces of the power module semiconductor according devices to the comparative example.
- [0031] FIG. **8**B is a schematic cross-sectional structure diagram taken in the line II-II of FIG. **8**A.
- [0032] FIG. **9** is a schematic circuit representative diagram showing a 1-in-1 module, which is a power module semiconductor device according to a first embodiment.
- [0033] FIG. **10** is a detail circuit representative diagram showing the 1-in-1 module, which is the power module semiconductor device according to the first embodiment.
- [0034] FIG. **11** is a bird's-eye view of a power module semiconductor device having straight wiring structure according to the first embodiment.
- [0035] FIG. **12** is a schematic plane configuration diagram of the power module semiconductor device having the straight wiring structure according to the first embodiment.
- [0036] FIG. **13**A is a schematic cross-sectional structure diagram taken in the line III-III of FIG. **12**.
- [0037] FIG. **13**B is another schematic cross-sectional structure diagram taken in the line III-III of FIG. **12**.
- [0038] FIG. **13**C is still another schematic cross-sectional structure diagram taken in the line III-III of FIG. **12**.
- [0039] FIG. **14** is a schematic cross-sectional structure diagram taken in the line IV-IV of FIG. **12**.
- [0040] FIG. **15** is a schematic planar pattern configuration diagram showing the 1-in-1 module, which is a power module semiconductor device according to the first embodiment.
- [0041] FIG. **16** is a schematic cross-sectional structure diagram taken in the line V-V of FIG. **15**.
- [0042] FIG. **17** is a schematic cross-sectional structure diagram taken in the line VI-VI of FIG. **15**.
- [0043] FIG. **18** is a schematic cross-sectional structure diagram taken in the line VII-VII of FIG. **15**.
- [0044] FIG. **19** is a schematic cross-sectional structure diagram taken in the line VIII-VIII of FIG. **15**.
- [0045] FIG. **20** is a schematic circuit configuration diagram of a three-phase AC inverter composed by disposing six pieces of the power module semiconductor devices according to the first embodiment.
- [0046] FIG. **21** is a connection diagram between the respective terminals of the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor devices according to the first embodiment.
- [0047] FIG. **22** is a schematic plane configuration diagram also including connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal in the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor devices according to the first embodiment.
- [0048] FIG. **23**A is a schematic cross-sectional structure diagram taken in the line IX-IX of FIG. **22**.
- [0049] FIG. **23**B is a schematic cross-sectional structure diagram taken in the line X-X of FIG. **22**. [0050] FIG. **24**A is another schematic cross-sectional structure diagram taken in the line IX-IX of FIG. **22**.

- [0051] FIG. **24**B is another schematic cross-sectional structure diagram taken in the line X-X of FIG. **22**.
- [0052] FIG. **25**A is still another schematic cross-sectional structure diagram taken in the line IX-IX of FIG. **22**.
- [0053] FIG. **25**B is still another schematic cross-sectional structure diagram taken in the line X-X of FIG. **22**.
- [0054] FIG. **26** is a diagram showing an example of disposing the signal terminal electrodes (SS, G, CS) in a zigzag lattice pattern, in a schematic plane configuration diagram also including the connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal of the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor devices according to the first embodiment shown in FIG. **22**.
- [0055] FIG. **27** is a diagram showing an example of disposing a control substrate and a power source substrate on a surface of the three-phase AC inverter, in a schematic plane configuration diagram also including the connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal of the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor devices according to the first embodiment shown in FIG. **22**. [0056] FIG. **28** is a schematic cross-sectional structure diagram taken in the line XI-XI of FIG. **27**. [0057] FIG. **29** is an example of a photograph of a surface of a control substrate applied to the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor
- [0058] FIG. **30** is an example of a photograph of a back side surface of the control substrate applied to the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor devices according to the first embodiment.

devices according to the first embodiment.

- [0059] FIG. **31** is a schematic bird's-eye view of disposing a control substrate and a power source substrate on the three-phase AC inverter composed by disposing the six pieces of the power module semiconductor devices according to the first embodiment.
- [0060] FIG. **32** is a circuit configuration diagram of a full bridge inverter composed by disposing four pieces of the power module semiconductor devices to the first according embodiment. [0061] FIG. **33** is a schematic plane configuration diagram also including the connection electrodes (GNDL, POWL) connected between each power terminal of the full bridge inverter composed by disposing the four pieces of the power module semiconductor devices according to the first embodiment.
- [0062] FIG. **34** is a schematic cross-sectional structure diagram of SiC Metal Oxide Semiconductor Field-Effect Transistor (MOSFET), which is an example of a semiconductor chip applied to the power module semiconductor device according to the first embodiment.
- [0063] FIG. **35** is a schematic cross-sectional structure diagram showing the SiC MOSFET including a source pad electrode SP and a gate pad electrode GP, which is an example of the semiconductor chip applied to the power module semiconductor device according to the first embodiment.
- [0064] FIG. **36** is an example of a circuit configuration in which a snubber capacitor is connected between a power terminal PL and an earth terminal (ground terminal) NL in a schematic circuit configuration of the three-phase AC inverter composed using the power module semiconductor devices according to the first embodiment.
- [0065] FIG. **37** is a schematic circuit configuration diagram of the three-phase AC inverter composed using the power module semiconductor devices according to the first embodiment. [0066] FIG. **38**A is a schematic plane configuration diagram of a carbon jig used for a soldering process between the power terminals ST, DT and the signal terminals CS, G, SS in a fabrication method of the power module semiconductor device according to the first embodiment. [0067] FIG. **38**B is a schematic plane configuration diagram showing an aspect of mounting the

power module semiconductor device on the carbon jig to perform the soldering process between

- the power terminals ST, DT and the signal terminals CS, G, SS.
- [0068] FIG. **39** is a schematic cross-sectional structure diagram taken in the cutting line XII-XII of FIG. **38**B in a long-side direction of the carbon jig mounted on a hot plate, wherein the power module semiconductor device is mounted on the carbon jig.
- [0069] FIG. **40** is a schematic cross-sectional structure diagram for explaining a process of sealing a transfermold resin, in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0070] FIG. **41**A is a top view diagram of a lower metallic mold used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0071] FIG. **41**B is a schematic cross-sectional structure diagram taken in the line XIII-XIII of FIG. **41**A.
- [0072] FIG. **42**A is a top view diagram of an upper metallic mold used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0073] FIG. **42**B is a schematic cross-sectional structure diagram taken in the line XIV-XIV of FIG. **42**A.
- [0074] FIG. **43**A is a planar photographic view showing a fixing mechanism of the semiconductor chip used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0075] FIG. **43**B is a top view diagram of the fixing mechanism of the semiconductor chip.
- [0076] FIG. **44**A is a planar photographic view showing a part of the lower metallic mold used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0077] FIG. **44**B is a top view diagram showing the part of the lower metallic mold.
- [0078] FIG. **45**A is a planar photographic view showing a part of the upper metallic mold used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0079] FIG. **45**B is a top view diagram showing the part of the upper metallic mold.
- [0080] FIG. **46**A is a top view diagram showing a state where the fixing mechanism of the semiconductor chip is mounted on the lower metallic mold used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0081] FIG. **46**B is an enlarged view of the part D of FIG. **46**A.
- [0082] FIG. **47**A is a perspective diagram showing a state of the fixing mechanism of the semiconductor chip in a first molding process of the power module semiconductor device according to the first embodiment.
- [0083] FIG. **47**B is a schematic cross-sectional structure diagram taken in the line XV-XV of FIG. **47**A.
- [0084] FIG. **48**A is a perspective diagram showing a state of the fixing mechanism of the semiconductor chip in a second molding process of the power module semiconductor device according to the first embodiment.
- [0085] FIG. **48**B is a schematic cross-sectional structure diagram taken in the line XVI-XVI of FIG. **48**A.
- [0086] FIG. **49**A is a perspective diagram showing a state of the fixing mechanism of the semiconductor chip in a third molding process of the power module semiconductor device according to the first embodiment.
- [0087] FIG. **49**B is a schematic cross-sectional structure diagram taken in the line XVII-XVII of FIG. **49**A.
- [0088] FIG. **50**A is a perspective diagram showing a state of the fixing mechanism of the semiconductor chip in a fourth molding process of the power module semiconductor device according to the first embodiment.
- [0089] FIG. **50**B is a schematic cross-sectional structure diagram taken in the line XVIII-XVIII of

FIG. 50A.

- [0090] FIG. **51**A is a perspective diagram showing a state of the fixing mechanism of the semiconductor chip in a fifth molding process of the power module semiconductor device according to the first embodiment.
- [0091] FIG. **51**B is a schematic cross-sectional structure diagram taken in the line XIX-XIX of FIG. **51**A.
- [0092] FIG. **52**A is a perspective diagram showing a state of the fixing mechanism of the semiconductor chip, and the upper metallic mold, in a sixth molding process of the power module semiconductor device according to the first embodiment.
- [0093] FIG. **52**B is a schematic cross-sectional structure diagram taken in the line XX-XX of FIG. **52**A.
- [0094] FIG. **53**A is a perspective diagram showing a state where a resin is injected therein in a seventh molding process of the power module semiconductor device according to the first embodiment.
- [0095] FIG. **53**B is a schematic cross-sectional structure diagram taken in the line XXI-XXI of FIG. **53**A.
- [0096] FIG. **54**A is a perspective diagram showing a state where the power module semiconductor device is removed, in an eighth molding process of the power module semiconductor device according to the first embodiment.
- [0097] FIG. **54**B is a schematic cross-sectional structure diagram taken in the line XXII-XXII of FIG. **54**A.
- [0098] FIG. **55**A is a schematic cross-sectional structure diagram showing a part of the lower metallic mold according to another example used in the fabrication method of the power module semiconductor device according to the first embodiment.
- [0099] FIG. **55**B is a schematic cross-sectional structure diagram showing a state where the semiconductor chip is mounted on the lower metallic mold according to the other example. [0100] FIG. **56**A is a schematic cross-sectional structure diagram showing a state where the upper metallic mold is set on the lower metallic mold according to the other example used in the fabrication method of the power module semiconductor device according to the first embodiment. [0101] FIG. **56**B is a schematic cross-sectional structure diagram showing a state where a resin is injected between the lower metallic mold and the upper metallic mold according to the other example.
- [0102] FIG. **57**A is a schematic cross-sectional structure diagram showing a state where the power module semiconductor device molded into the lower metallic mold according to the other example used in the fabrication method of the power module semiconductor device according to the first embodiment is mounted.
- [0103] FIG. **57**B is a schematic cross-sectional structure diagram showing the power module semiconductor device removed from the lower metallic mold.
- [0104] FIG. **58** is a schematic bird's-eye view configuration diagram showing a 1-in-1 module, which is a power module semiconductor device according to a second embodiment.
- [0105] FIG. **59** is a schematic bird's-eye view configuration diagram of the 1-in-1 module before forming a resin layer thereon, which is the power module semiconductor device according to the second embodiment.
- [0106] FIG. **60** is a schematic bird's-eye view configuration diagram of the 1-in-1 module before forming an upper surface plate electrode thereon, which is the power module semiconductor device according to the second embodiment.
- [0107] FIG. **61** is a schematic planar pattern configuration diagram showing the 1-in-1 module, which is the power module semiconductor device according to the second embodiment.
- [0108] FIG. **62** is a schematic back side external configuration diagram showing the 1-in-1 module, which is the power module semiconductor device according to a second embodiment.

- [0109] FIG. **63** is a schematic cross-sectional structure diagram taken in the line XXIII-XXIII of FIG. **61**.
- [0110] FIG. **64** is a schematic bird's-eye view configuration diagram showing a 1-in-1 module, which is a power module semiconductor device according to a third embodiment.
- [0111] FIG. **65** is a schematic planar pattern configuration diagram showing the 1-in-1 module, which is the power module semiconductor device according to the third embodiment.
- [0112] FIG. **66** is a schematic back side external configuration diagram showing the 1-in-1 module, which is the power module semiconductor device according to the third embodiment.
- [0113] FIG. **67** is a schematic cross-sectional structure diagram taken in the line XXIV-XXIV of FIG. **65**.
- [0114] FIG. **68** is a schematic enlarged cross-sectional structure diagram of the portion A shown in FIG. **67**.
- [0115] FIG. **69** is a schematic planar pattern configuration diagram of the portion B shown in FIG. **68**.
- [0116] FIG. **70** is a schematic cross-sectional structure diagram taken in the line XXV-XXV of FIG. **69**.
- [0117] FIG. **71** is a schematic circuit representative diagram showing a two in one (2-in-1) module, which is a power module semiconductor device according to a fourth embodiment.
- [0118] FIG. **72** is a schematic bird's-eye view configuration diagram showing the 2-in-1 module, which is the power module semiconductor device according to the fourth embodiment.
- [0119] FIG. **73** is a schematic bird's-eye view configuration diagram of the 2-in-1 module before forming a resin layer thereon, which is the power module semiconductor device according to the fourth embodiment.
- [0120] FIG. **74** is a schematic bird's-eye view configuration diagram of the 2-in-1 module before forming an upper surface plate electrode thereon, which is the power module semiconductor device according to the fourth embodiment.
- [0121] FIG. **75** is a schematic planar pattern configuration diagram showing the 2-in-1 module, which is the power module semiconductor device according to the fourth embodiment.
- [0122] FIG. **76** is a schematic cross-sectional structure diagram taken in the line XXVI-XXVI of FIG. **75**.
- [0123] FIG. **77** is a schematic back side external configuration diagram showing the 2-in-1 module, which is the power module semiconductor device according to the fourth embodiment.
- [0124] FIG. **78** is a schematic plane configuration diagram of the three pieces of the power module semiconductor devices according to the fourth embodiment disposed in parallel in order to drive a three-phase AC inverter.
- [0125] FIG. **79** is a schematic plane configuration diagram of the three pieces of the power module semiconductor devices according to the fourth embodiment disposed in parallel, which drives a three-phase AC inverter.

DESCRIPTION OF EMBODIMENTS

- [0126] Next, the embodiments will be described with reference to drawings. In the description of the following drawings, the identical or similar reference numeral is attached to the identical or similar part. However, it should be noted that the drawings are schematic and therefore the relation between thickness and the plane size and the ratio of the thickness of each component part differs from an actual thing. Therefore, detailed thickness and size should be determined in consideration of the following explanation. Of course, the part from which the relation and ratio of a mutual size differ also in mutually drawings is included.
- [0127] Moreover, the embodiments shown hereinafter exemplify the apparatus and method for materializing the technical idea; and the embodiments do not specify the material, shape, structure, placement, etc. of each component part as the following. The embodiments may be changed without departing from the spirit or scope of claims.

Comparative Example

[0128] A power module semiconductor device **2***a* according to a comparative example is provided with a configuration of a 1-in-1 module. More specifically, one MOSFETQ is included in one module. As an example, six chips (MOS transistor×6) can be mounted thereon, and a maximum of six pieces of the MOSFETS can be respectively connected to one another in parallel. Note that it is also possible to mount a part of six pieces of the chips for the diode DI.

[0129] As shown in FIG. **1**, the power module semiconductor device **2***a* according to the comparative example includes: a drain terminal DT and a source terminal ST which are disposed on a first side of the ceramic substrate **10** covered with the resin layer **12**; and signal terminals SS, G, CS, B**1**, B**2** disposed on a side opposite to the first side. In this case, the signal terminals SS, G, CS correspond to the source sense terminal, the gate signal terminal, and the current sense terminal of the semiconductor chip Q, and the signal terminals B**1**, B**2** correspond to the thermistor connecting terminal.

[0130] Moreover, FIG. **2** illustrates a schematic bird's-eye view configuration of the power module semiconductor device **1** before forming a resin layer **12** thereon.

[0131] Furthermore, FIG. **3** illustrates a schematic bird's-eye view configuration of the power module semiconductor device **2**, before forming an upper surface plate electrode **22** thereon. [0132] Moreover, FIG. **4** illustrates a schematic planar pattern configuration of the 1-in-1 module, which is the power module semiconductor device **2***a* according to the comparative example. FIG. **5** illustrates a schematic cross-sectional structure taken in the line I-I of FIG. **4**.

[0133] As shown in FIGS. **1-4**, the power module semiconductor device 2a according to the comparative example includes: a ceramic substrate 10; a first pattern 10a(D) of a first copper plate layer 10a disposed on the surface of the ceramic substrate 10; a semiconductor chip Q disposed on the first pattern 10a(D); a first pillar connection electrode 18.sub.p disposed on the first pattern 10a(D); and a drain terminal DT connected to the first pillar connection electrode 18.sub.p. Moreover, the power module semiconductor device 2s includes: a second pattern 10a(EP) of the first copper plate layer 10a; a second pillar connection electrode 18.sub.n disposed on the second pattern 10a(EP); and a source terminal ST connected to the second pillar connection electrode 18.sub.n. Moreover, the power module semiconductor device 2a includes a pillar electrode 2a includes an upper surface plate electrode 2a disposed via a soldering layer 3a on the pillar electrode 2a and the second pillar connection electrode 2a sub.n.

[0134] FIG. **6** illustrates a schematic circuit configuration of three-phase alternating current (AC) inverter equipment **4***a* composed by disposing six pieces of the power module semiconductor devices **2***a* according to the comparative example, and FIG. **7** illustrates a schematic plane configuration of the three-phase AC inverter equipment, and a connection diagram between the respective terminals thereof.

[0135] FIG. **8**A illustrates a schematic plane configuration also including connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal in the three-phase AC inverter equipment **4***a* composed by disposing the six pieces of the power module semiconductor devices according to the comparative example, and FIG. **8**B illustrates a schematic cross-sectional structure taken in the line II-II of FIG. **8**A.

[0136] In the power module semiconductor device **2***a* according to the comparative example, a current conducting path is used as a U-turn path, i.e., from the drain terminal DT to an inside of a main unit of the power device, and further from the inside of the main unit of the power device to the source terminal ST.

[0137] It is effective that parasitic components (inductance, resistance component, etc.) can be canceled with such a path in which the current conducting path is U-turned. Moreover, there is advantages that a power source is easy to disposed at a side of the source terminal ST and drain terminal DT, and a control unit etc. is easy to disposed at a side of the signal terminals SS, G, CS,

B1, B2.

[0138] However, if composing three-phase AC inverter equipment **4***a*, it is necessary to dispose a plurality of the power module semiconductor devices **2***a* in parallel, as shown in FIGS. **7** and **8**. Accordingly, if using such a package configuration in which the electric current is U-turned, there is a high possibility that the parasitic components of module wiring (bus bar etc.) will become larger after all as the whole inverter equipment. More specifically, the parasitic component in the module is reduced, but a length of external wiring is increased. Accordingly, it is difficult to reduce parasitic component, as the whole inverter equipment.

[0139] Moreover, the source terminal ST and the drain terminal DT are exposed from the same side surface of the package. Accordingly, as shown in FIG. **8**, it is necessary to perform a bending process of the bus bar electrodes GNDL, POWL used for wiring, in order to secure an insulation distance at the time of connecting between terminals, thereby degrading the wiring efficiency. [0140] Furthermore, the source terminal ST and the drain terminal DT are disposed at the same side surface of the package. Accordingly, if a plurality of the power module semiconductor devices 2a are disposed in parallel, the distance in the disposed direction becomes relatively longer, and thereby the installation area increases and cooling mechanisms etc. are upsized.

First Embodiment

(Configuration of Semiconductor Device)

[0141] FIG. **9** illustrates a schematic circuit representative of a 1-in-1 module, which is a power module semiconductor device **2** according to a first embodiment. Moreover, FIG. **10** illustrates a detail circuit representative of the 1-in-1 module, which is the power module semiconductor device **2** according to the first embodiment.

[0142] The power module semiconductor device **2** according to the first embodiment has a configuration of 1-in-1 module. More specifically, one MOSFETQ is included in one module. As an example, five chips (MOS transistor×5) can be mounted thereon, and a maximum of five pieces of the MOSFETs can be respectively connected to one another in parallel. Note that it is also possible to mount a part of five pieces of the chips for the diode DI thereon.

[0143] The diode DI connected to the MOSFETQ inversely in parallel is shown in FIG. **9**. A main electrode of the MOSFETQ is expressed with a drain terminal DT and a source terminal ST. [0144] More particularly, as shown in FIG. **10**, a sense MOSFET Qs is connected to the MOSFETQ in parallel. The sense MOSFET Qs is formed as a minuteness transistor in the same chip as the MOSFET Q. In FIG. **10**, reference numeral SS denotes a source sense terminal, reference numeral CS denotes a current sense terminal, and reference numeral G denotes a gate signal terminal. Note that, also in the semiconductor chip Q according to the first embodiment, the sense MOSFET Qs is formed as a minuteness transistor in the same chip.

[0145] FIG. **11** illustrates a schematic bird's-eye view configuration of a 1-in-1 module, which is a power module semiconductor device **2** having a straight wiring structure according to the first embodiment. In the power module semiconductor device **2** having the straight wiring structure according to the first embodiment, the signal terminals SS, G, CS are disposed so as to be projected in a vertical direction from a resin layer **12**, as shown in FIG. **11**.

[0146] Moreover, FIG. **12** illustrates a schematic plane configuration of the power module semiconductor device **2** having the straight wiring structure according to the first embodiment. FIG. **13**A illustrates a schematic cross-sectional structure taken in the line III-III of FIG. **12**, FIG. **13**B illustrates another schematic cross-sectional structure taken in the line III-III of FIG. **12**, and FIG. **13**C illustrates still another schematic cross-sectional structure taken in the line III-III of FIG. **12**. Moreover, FIG. **14** illustrates a schematic cross-sectional structure taken in the line IV-IV of FIG. **12**.

[0147] FIG. **15** illustrates a schematic planar pattern configuration of the 1-in-1 module, which is the power module semiconductor device **2** having the straight wiring structure according to the first embodiment. FIG. **16** illustrates a schematic cross-sectional structure taken in the line V-V of FIG.

15, FIG. **17** illustrates a schematic cross-sectional structure taken in the line VI-VI of FIG. **15**, FIG. **18** illustrates a schematic cross-sectional structure taken in the line VII-VII of FIG. **15**, and FIG. **19** illustrates a schematic cross-sectional structure taken in the line VIII-VIII of FIG. **15**.

[0148] As shown in FIGS. **15** and **16**, the power module semiconductor device **2** having the straight wiring structure according to the first embodiment includes: an insulating substrate **10**; a first pattern **10**a(D) of a copper plate layer **10**a disposed on the surface of the ceramic substrate **10**; a semiconductor chip Q disposed on the first pattern **10**a(D); power terminals ST, DT and signal terminals CS, G, SS, both electrically connected to the semiconductor chip Q; and a resin layer **12** configured to cover the semiconductor chip Q and the insulating substrate **10**. In this case, the signal terminals CS, G, SS are mutually disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate **10**; and the power terminals ST, DT are mutually disposed so as to be extended from the mutually opposite side surfaces of the resin layer **12** in the mutually opposite directions, along a long-side direction of the resin layer **12**, in parallel with a main surface of the resin layer **12**; thereby forming the straight wiring structure.

[0149] In the power module semiconductor device 2 having the straight wiring structure according to the first embodiment, the power terminals ST, DT are disposed from the side surface of the resin layer 12 in a parallel direction with the main surface of the resin layer 12, as shown in FIGS. 11-16. [0150] Moreover, the power terminals ST, DT are mutually disposed so as to be extended from the mutually opposite side surfaces of the resin layer 12 in the mutually opposite directions, along a long-side direction of the resin layer 12, as shown in FIGS. 11-16.

[0151] Moreover, the power terminals ST, DT are disposed in a thickness direction of the resin layer **12** so as to form a predetermined step height (difference in level) VD**1**, VD**2**, or VD**3**, as shown in FIGS. **12** and **13**.

[0152] Moreover, the vertical direction with respect to the main surface of the insulating substrate **10** is equal to a vertical direction with respect to a main surface of the resin layer **12**.

[0153] Moreover, the signal terminals CS, G, SS may be linearly disposed on the main surface of the resin layer **12**, as shown in FIGS. **11** and **12**.

[0154] Moreover, the signal terminal may include a gate signal terminal G and a sensor terminal.

[0155] Moreover, the sensor terminal may include a source sense terminal SS and a current sense terminal CS. Moreover, thermistor connecting terminals B1, B2, etc. (not shown therein) used for temperature sensing may be disposed in the vertical direction with respect to the main surface of the insulating substrate 10 in the same manner as the signal terminals, other than the source sense terminal SS and the current sense terminal CS.

[0156] Moreover, the power module semiconductor device **2** having the straight wiring structure according to the first embodiment includes electrode patterns CSP, GSP, SSP disposed so as to be adjacent to the semiconductor chip Q on the insulating substrate **10**, and the signal terminals CS, G, SS may be connected to the electrode patterns CSP, GSP, SSP with soldering.

[0157] As shown in FIGS. **15** and **17**, the current sense terminal CS is connected with soldering via a soldering layer **3***c* to the current sense electrode pattern CSP. Furthermore, the current sense terminal CS is disposed so as to be bent on the gate signal electrode pattern GSP and extended in the vertical direction respect to the main surface of the insulating substrate **10**.

[0158] As shown in FIGS. **15** and **18**, the gate signal terminal G is connected with soldering via the soldering layer **3***c* to the gate signal electrode pattern GSP. Furthermore, the gate signal terminal G is disposed so as to be extended in the vertical direction respect to the main surface of the insulating substrate **10**.

[0159] As shown in FIGS. **15** and **19**, the source sense terminal SS is connected with soldering via the soldering layer **3***c* to the source sense electrode pattern SSP. Furthermore, the source sense terminal SS is disposed so as to be bent on the gate signal electrode pattern GSP and extended in the vertical direction respect to the main surface of the insulating substrate **10**.

[0160] Moreover, the insulating substrate **10** may be composed of a ceramic substrate. In this case,

the ceramic substrate **10** can be formed of Al.sub.2O.sub.3, AlN, SiN, AlSiC, or Sic of which at least the surface is insulation, for example.

[0161] Furthermore, as shown in FIGS. **15** and **16**, the power module semiconductor device **2** according to the first embodiment includes: a second pattern $\mathbf{10}a(S)$ of the first copper plate layer $\mathbf{10}a$; a pillar electrode **20** disclosed on the semiconductor chip Q; an upper surface plate electrode **22** disposed on the pillar electrode **20**; a drain terminal DT disposed on the first pattern $\mathbf{10}a(D)$; a pillar connection electrode **18**.sub.n disposed on the second pattern $\mathbf{10}a(S)$ and connected to the upper surface plate electrode **22**; and a source terminal ST connected to the pillar connection electrode **18**.sub.n.

[0162] The power terminals ST, DT include: a source terminal ST connected to a source pad electrode SP (refer to FIG. **35**) of the semiconductor chip Q; and a drain terminal DT connected to a drain electrode pattern D (refer to FIGS. **34** and **35**) of the semiconductor chip Q. Moreover, the source terminal ST is connected to the source pad electrode SP of the semiconductor chip Q, and the drain terminal DT is connected to the drain electrode pattern D of the semiconductor chip Q. [0163] Moreover, as shown in FIGS. **15** and **16**, the current sense terminal CS, the gate signal terminal G, and the source sense terminal SS of the semiconductor chip Q is respectively bonding connected via bonding wires to the current sense electrode pattern CSP, the source sense electrode pattern SSP, and the source sense electrode pattern SSP disposed so as to be adjacent to the semiconductor chip Q.

[0164] Moreover, the first pattern $\mathbf{10}a(D)$ and the semiconductor chip Q are bonded to each other via the soldering layer $\mathbf{3}b$, and the pillar connection electrode $\mathbf{18}$.sub.n and the second pattern $\mathbf{10}a(S)$ are also bonded to each other via the soldering layer $\mathbf{3}b$.

[0165] Moreover, the pillar electrode **20** and the upper surface plate electrode **22** are bonded to each other via the soldering layer **3**a, and the pillar connection electrode **18**.sub.n is also bonded to the upper surface plate electrode **22** and the source terminal ST via the soldering layer **3**a. [0166] The power module semiconductor device **2** according to the first embodiment may include a diode DI disposed so as to be adjacent to the semiconductor chip Q on the first pattern **10**a(D), in the 1-in-1 module configuration. A cathode K of the diode DI is connected to the first pattern

electrode **20**.

[0167] In this case, the semiconductor chip Q is formed of SiC MOSFET, for example, and the diode DI can be formed of SiC Schottky Barrier Diode (SBD), for example.

10a(D), and an anode A thereof is connected to the upper surface plate electrode 22 via the pillar

[0168] The second copper plate layer **10***b* disposed on the back side surface of the ceramic substrate **10** functions as a heat spreader.

[0169] Moreover, the resin layer **12** may be formed of a transfermold resin. The resin layer **12** may be formed of an epoxy based resin or a silicone based resin.

[0170] A plurality of the semiconductor chips Q are disposed on the surface of the ceramic substrate **10** at a position apart from one another in planar view observed from a thickness direction of the ceramic substrate **10**, and are resin-molded with the resin layer **12**.

[0171] Moreover, the pillar connection electrode **18**.sub.n may be formed of electrode materials of which the value of a Coefficient of Thermal Expansion (CTE) is relatively small, e.g., CuMo, Cu, etc.

[0172] A portion of the upper surface plate electrode **22** may be formed of electrode materials of which the value of CTE is relatively small, e.g. CuMo, Cu, etc.

[0173] A portion of the pillar electrode **20** may be formed of electrode materials of which the value of CTE is relatively small, e.g. CuMo, Cu, etc.

[0174] If materials of the same size of which the values of CTE are equivalent to each other are compared with each other, the generated stress of materials having a larger value of Young's modulus becomes larger than that of materials having a smaller value of Young's modulus. Accordingly, if materials of which the value of Young's modulus×CTE is smaller is selected,

- structural members having a smaller value of the generated stress can be obtained.
- [0175] CuMo has such an advantage. Moreover, although CuMo is inferior to Cu, the electric resistivity of CuMo is also relatively low.
- [0176] Techniques, e.g. metallic bonding using metallic particles, solid phase diffusion bonding, and Transient Liquid Phase (TLP) bonding, as well as the solder bonding, are applicable to form a bonded structure of each structural member.
- [0177] For example, a metallic bonded structure is formed by annealing paste materials containing conductive particles. The annealing temperature of paste materials is approximately 200-400 degrees C., for example. The conductive particles are metallic fine particles which are silver particles, gold particles, or nickel particles, copper particles, etc., for example. As an example, if the silver particles are applied as metallic fine particles, the cardinalities of the silver particles are from approximately 80 mass % to approximately 95 mass %, for example. Moreover, an average particle diameter of the silver nanoparticles is from approximately 10 nm to approximately 100 nm. [0178] In the vertical terminal internal structure of the power module semiconductor device 2 according to the first embodiment, since the metallic terminal parts are soldered directly to the electrode patterns etc., parts, e.g. a socket, are not required.

(Three-Phase AC Inverter Configuration)

- [0179] FIG. **20** illustrates a schematic plane configuration of a three-phase AC inverter equipment **4** composed by disposing six pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment.
- [0180] In the power module semiconductor device **2** having the straight wiring structure according to the first embodiment, since the signal terminals SS, G, CS are not disposed on the outer periphery of the resin layer **12**, as shown in FIG. **20**, a distance between the power modules can be reduced even if the three-phase AC inverter equipment **4** are disposed in parallel.
- [0181] Moreover, FIG. **20** illustrates a connecting relationship between each terminal of the three-phase AC inverter equipment **4** composed by disposing and six pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment. [0182] FIG. **22** illustrates a schematic plane configuration also including connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal in the three-phase AC inverter equipment **4** composed by disposing the six pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment.
- [0183] The transistors Q1, Q4, Q2, Q5, Q3, Q6 respectively compose half bridge inverters.
- [0184] As shown in FIG. **21** and FIG. **22**, drain terminals DT**1**, DT**2**, DT**3** of the transistors Q**1**, Q**2**, Q**3** are commonly connected to one another with a bus bar electrode POWL used for power source, and source terminals ST**4**, ST**5**, ST**6** of the transistors Q**4**, Q**5**, Q**6** are commonly connected to one another with a bus bar electrode GNDL used for earth (ground).
- [0185] Moreover, as shown in FIGS. **21** and **22**, the source terminals ST**1**, ST**2**, ST**3** of the transistors Q**1**, Q**2**, Q**3** are respectively connected in common to the drain terminals DT**4**, DT**5**, DT**6** of the transistors Q**4**, Q**5**, Q**6** with bus bar electrodes UL, VL, WL. As a result, 3-phase (U, V, and W phases) outputs (AC Inverter) can be respectively obtained from the bus bar electrodes UL, VL, WL.
- [0186] Moreover, FIG. **23**A illustrates a schematic cross-sectional structure taken in the line IX-IX of FIG. **22**, and FIG. **23**B illustrates a schematic cross-sectional structure taken in the line X-X of FIG. **22**.
- [0187] Moreover, FIG. **24**A illustrates another schematic cross-sectional structure taken in the line IX-IX of FIG. **22**, and FIG. **24**B illustrates another schematic cross-sectional structure taken in the line X-X of FIG. **22**.
- [0188] Moreover, FIG. **25**A illustrates still another schematic cross-sectional structure taken in the line IX-IX of FIG. **22**, and FIG. **25**B illustrates still another schematic cross-sectional structure taken in the line X-X of FIG. **22**.

[0189] Moreover, the power terminals ST, DT are disposed in a thickness direction of the transfermold resin layer so as to form a predetermined step height (difference in level) VD1, VD2, or VD3, as shown in FIGS. 12 and 13. The example shown in FIG. 23 corresponds to the example of forming the predetermined step height VD1 shown in FIG. 13A, the example shown in FIG. 24 corresponds to the example of forming the predetermined step height VD2 shown in FIG. 13B, and the example shown in FIG. 25 corresponds to the example of forming the predetermined step height VD3 shown in FIG. 13C.

[0190] In the example of the predetermined step height VD**1** shown in FIG. **13**A, the bus bar electrodes UL, VL, WL have straight electrode structure in the same manner as the bus bar electrodes POWL, GNDL.

[0191] In the example of the predetermined step height VD2 shown in FIG. 13B, although the bus bar electrodes POWL, GNDL have straight electrode structure, the bus bar electrodes UL, VL, WL have electrode structure bent upward since the value of the predetermined step height VD2 is relatively small.

[0192] In the example of the predetermined step height VD3 shown in FIG. 13C, although the bus bar electrodes POWL, GNDL have straight electrode structure, the bus bar electrodes UL, VL, WL have electrode structure bent downward since the value of the predetermined step height VD2 is relatively large.

[0193] FIG. **26** illustrates an example of disposing the signal terminal electrodes (SS, G, CS) in a zigzag lattice pattern, in the three-phase AC inverter equipment **4** composed by disposing six pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment. Accordingly, in the power module semiconductor device **2** having the straight wiring structure according to the first embodiment, the signal terminals CS, G, SS may be disposed in a zigzag on the main surface of the resin layer **12**. Furthermore, the signal terminals CS, G, SS may be disposed at random on the main surface of the resin layer **12**.

[0194] In the inverter equipment 4 composed by disposing a plurality of the power module semiconductor devices 2 having the straight wiring structure according to the first embodiment in parallel, as shown in FIGS. 20-22, the plurality of the power module semiconductor devices 2 having the straight wiring structure are disposed in parallel, and the power terminals ST, DT of each power module semiconductor device 2 are connected to each other with the bus bar electrode. [0195] In the inverter equipment 4 composed by disposing the plurality of the power module semiconductor devices 2 having the straight wiring structure according to the first embodiment in parallel, the drain terminal DT and the source terminal ST of the power module semiconductor device are disposed so as to be opposite to a source terminal ST and a drain terminal DT of another power module semiconductor device opposite thereto.

[0196] In the inverter equipment 4 composed by disposing the plurality of the power module semiconductor devices 2 having the straight wiring structure according to the first embodiment in parallel, the respective first and second transistors (Q1, Q4), (Q2, Q5), and (Q3, Q6) composing half bridges are disposed so as to be adjacent to one another, in the plurality of the power module semiconductor devices 2. Furthermore, the source terminals of the first transistor and the drain terminals of the second transistor are respectively disposed so as to be adjacent to one another, and the drain terminals of the first transistor and the source terminals of the second transistor are respectively disposed so as to be adjacent to one another. More specifically, the terminals (ST1, DT4), (ST2, DT5) and (ST3, DT6) are respectively disposed so as to be adjacent to one another, and the terminals (DT1, ST4), (DT2, ST5), and (DT3, ST6) are respectively disposed so as to be adjacent to one another.

[0197] In the power module semiconductor device having the straight wiring structure according to the first embodiment, the three-phase AC inverter device **4** can be compactly composed by including the plurality of the power module semiconductor devices **2**, and connecting the power terminals of each power module semiconductor device via the bus bar electrodes.

[0198] In the power module semiconductor device having the straight wiring structure according to the first embodiment, wirings of low series inductance Ls can be realized by including such a stepped terminal structure in the straight wiring modular structure.

[0199] In the power module semiconductor device having the straight wiring structure according to the first embodiment, the drain terminal DT and the source terminal ST are straightly (linearly) disposed in the 1-in-1 configuration, and the step height is formed between the drain terminal DT and the source terminal ST, and thereby the (6-in-1) three-phase AC inverter equipment can be easily configured by disposing the modules side by side in parallel.

[0200] Moreover, since the step height is formed between the drain terminal DT and the source terminal ST, the insulation distance between the bus bar electrodes for wiring between the modules can be easily secured, thereby achieving satisfactory wiring efficiency.

[0201] Moreover, in the three-phase AC inverter equipment to which the power module semiconductor device according to the first embodiment is applied, the wire length can be reduced and the parasitic series inductance Ls can be reduced by approximately 10%, as comparing with the comparative example of performing the bending process of the wirings (bus bar) in order to secure the insulation distance.

(Vertically Stacked Structure)

[0202] FIG. **27** illustrates an example of disposing a control substrate **6** and a power source substrate **8** above the three-phase AC inverter equipment **4**, and FIG. **28** illustrates a schematic cross-sectional structure taken in the line XI-XI of FIG. **27**, in a schematic plane configuration also including connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal in the three-phase AC inverter equipment **4** composed by disposing the six pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment.

[0203] As shown in FIGS. **27** and **28**, the three-phase AC inverter equipment **4** composed by disposing six pieces of the power module semiconductor devices having the straight wiring structure according to the first embodiment includes: a control substrate **6** disposed on the plurality of the power module semiconductor devices **2** disposed in parallel, and configured to control the power module semiconductor devices **2**; and a power source substrate **8** disposed on the plurality of the power module semiconductor devices **2** disposed in parallel, and configured to supply a power source to the power module semiconductor devices **2** and the control substrate **6**, wherein the length of the vertical direction in which the signal terminals CS, G, SS are extended is an enough length to connect the signal terminals CS, G, SS to the control substrate **6** and the power source substrate **8**.

[0204] FIG. **29** illustrates an example of a photograph of a surface of the control substrate **6** applied to the three-phase AC inverter equipment **4** composed by disposing six pieces of the power module semiconductor devices having the straight wiring structure according to the first embodiment, and FIG. **30** illustrates an example of a photograph of a back side surface of the control substrate. [0205] FIG. **31** illustrates a schematic bird's-eye view configuration of the control substrate **6** and the power source substrate **8** disposed on the three-phase AC inverter equipment **4** composed by arranging six pieces of the power module semiconductor devices 2 having the straight wiring structure according to the first embodiment. As shown in FIG. 31, the signal terminals (CS1, G1, SS1), (CS2, G2, SS2), (CS3, G3, SS3), (CS4, G4, SS4), (CS5, G5, SS5) and (CS6, G6, SS6) of the six pieces of the power module semiconductor devices **2** are respectively connected to the control substrate 6 and the power source substrate 8 in vertical direction, thereby composing the threephase AC inverter equipment **4**. Note that detailed patterns of the control substrate **6** and the power source substrate 8 are not shown in FIG. 31 for the purpose of simplification. Moreover, FIG. 31 illustrates so that the vertical distance between the power module semiconductor device 2, and the control substrate **6** and power source substrate **8** relatively long in order to clarify the details of structure, but the distance therebetween is shortened.

- [0206] In the three-phase AC inverter equipment composed by arranging six pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment, the control substrate, the power source substrate, the snubber capacitor C, etc. can be easily arranged in the vertically stacked structure, thereby slimming down the system. (Full Bridge Inverter Configuration)
- [0207] FIG. **32** illustrates a circuit configuration of a full bridge inverter equipment **5** composed by arranging four pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment.
- [0208] Moreover, FIG. **33** illustrates a schematic plane configuration also including connection wiring (bus bar) electrodes (GNDL, POWL) connected between each power terminal in the full bridge inverter equipment **5** composed by arranging the four pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment. [0209] Also in the full bridge inverter equipment composed by arranging four pieces of the power module semiconductor devices **2** having the straight wiring structure according to the first embodiment, the control substrate, the power source substrate, the snubber capacitor C, etc. can be easily arranged in the vertically stacked structure, thereby slimming down the system. (Configuration Example of Semiconductor Chip)
- [0210] As shown in FIG. **34**, the schematic cross-sectional structure of the SiC MOSFET as an example of the semiconductor chip **100**(Q) applied to the power module semiconductor device **2** according to the first embodiment includes: a semiconductor substrate **26** composed of an n-type high resistivity layer; a p type base region **28** formed on the surface side of the semiconductor substrate **26**; source regions **30** formed on the surface of the p type base regions **28**; a gate insulating film **32** disposed on the surface of the semiconductor substrate **26** between the p type base regions **28**; a gate electrode **38** disposed on the gate insulating film **32**; a source electrode **34** connected to the source region **30** and the p type base region **28**; an n.sup.+ drain region **24** disposed on a back side surface opposite to the surface of the semiconductor substrate **26**; and a drain pad electrode **36** connected to the n.sup.+ drain region **24**.
- [0211] In FIG. **34**, although the semiconductor chip **100** is composed of a planar-gate-type n channel vertical SiC-MOSFET, the semiconductor chip **100** may be composed of a trench-gate-type n channel vertical SiC-MOSFET, etc.
- [0212] Moreover, a GaN based FET etc. instead of SiC MOSFET are also applicable to the semiconductor chip **100**(Q) applied to the power module semiconductor device **2** according to the first embodiment.
- [0213] Any one of an SiC based power device, a GaN based power device, and an AlN based power device is applicable to the semiconductor chip **100** applied to the power module semiconductor device **2** according to the first embodiment.
- [0214] Furthermore, a semiconductor of which the bandgap energy is from 1.1 eV to 8 eV, for example, can be used for the semiconductor chip **100** applied to the power module semiconductor device **2** according to the first embodiment.
- [0215] FIG. **35** illustrates a schematic cross-sectional structure of an SiC MOSFET including a source pad electrode SP and a gate pad electrode GP, which is an example of the semiconductor chip **100** applied to the power module semiconductor device **2** according to the first embodiment. The gate pad electrode GP is connected to the gate electrode **38** disposed on the gate insulating film **32**, and the source pad electrode SP is connected to the source electrode **34** connected to the source region **30** and the p type base region **28**.
- [0216] Moreover, as shown in FIG. **35**, the gate pad electrode GP and the source pad electrode SP are disposed on an interlayer insulating film **44** for passivation which covers the surface of semiconductor chip **100**. An addition, microstructural transistor structure may be formed in the semiconductor substrate **26** below the gate pad electrode GP and the source pad electrode in the same manner as the center portion shown in FIG. **34** or **35** (not shown in FIG. **12**).

[0217] Furthermore, as shown in FIG. **35**, the source pad electrode SP may be disposed to be extended onto the interlayer insulating film **44** for passivation, also in the transistor structure of the center portion.

[0218] In the power module semiconductor device **2** according to the first embodiment, FIG. **36** illustrates a circuit configuration to connect the snubber capacitor C between the power terminal PL and the earth terminal (ground terminal) NL. When connecting the power module semiconductor device **2** according to the first embodiment to the power source E, large surge voltage Ldi/dt is produced by an inductance L included in a connection line due to a high switching speed of the SiC device. For example, the surge voltage Ldi/dt is expressed as follows: Ldi/dt=3×10.sup.9 (A/s), where a current change di=300 A, and a time variation accompanying switching dt=100 ns. Although a value of the surge voltage Ldi/dt changes dependent on a value of the inductance L, the surge voltage Ldi/dt is superimposed on the power source V. Such a surge voltage Ldi/dt can be absorbed by the snubber capacitor C connected between the power terminal PL and the earth terminal (ground terminal) NL.

(Application Examples for Applying Semiconductor Device)

[0219] Next, there will now be explained a three-phase AC inverter composed by using the power module semiconductor device **2** according to the first embodiment with reference to FIG. **37**. [0220] As shown in FIG. **37**, the three-phase AC inverter includes: a gate drive unit **50**; a power module unit **52** connected to the gate drive unit **50** and a three-phase alternating current (AC) motor unit **54**. Inverters of U phase, V phase and W phase are connected to the power module unit **52** corresponding to U phase, V phase, and W phase of the three-phase AC motor unit **54**. In this case, although the gate drive unit **50** is connected to the SiC MOSFETS Q**1**, Q**4** as shown in FIG. **35**, the gate drive unit **50** is similarly connected also to the SiC MOSFETS Q**2**, **05** and the SiC MOSFETS Q**3**, Q**6** (not shown in FIG. **35**).

[0221] In the power module unit **52**, the SiC MOSFETs Q**1**, Q**4**, and Q**2**, Q**5**, and Q**3**, Q**6** having inverter configurations are connected between a positive terminal (+) and a negative terminal (–) to which the converter **48** in a storage battery (E) **46** is connected. Furthermore, diodes D**1**-D**6** are connected inversely in parallel to one another between the source and the drain of the SiC-MOSFETs Q**1** to Q**6**.

[0222] Although the structure of the single phase inverter corresponding to U phase portion of FIG. **37** has been explained in the power module semiconductor device **2** according to the first embodiment, three-phase power module unit **52** corresponding to V phase and/or W phase can also be formed in the same manner thereas.

(Fabrication Method)

[0223] FIG. **38**A illustrates a schematic plane configuration of a carbon jig **400** used for a soldering process between the power terminals ST, DT and the signal terminals CS, G, SS in a fabrication method of the power module semiconductor device according to the first embodiment.

[0224] As shown in FIG. **38**A, the carbon jig **400** includes: a ceramic substrate inserting unit **402** at the center thereof; and recessed region-shaped drain terminal DT mounting unit **401***a* and source terminal ST mounting unit **401***b* at both the right and left ends thereof.

[0225] FIG. **38**B illustrates a schematic plane configuration showing an aspect of mounting the power module semiconductor device on the carbon jig **400** to perform the soldering process between the power terminals ST, DT and the signal terminals CS, G, SS.

[0226] Moreover, FIG. **39** illustrates a schematic cross-sectional structure diagram cutting a long-side direction of the carbon jig **400** mounted on a hot plate **403**, wherein the power module semiconductor device **2** is mounted on the carbon jig **400**. FIG. **39** corresponds to a schematic cross-sectional structure taken in the line XII-XII of FIG. **38**B. The dashed line portions projectively show the relative positions of the signal terminals CS, G, SS.

[0227] The signal terminals CS, G, SS can be respectively soldered to the electrode patterns CSP, GSP, SSP by heating the hot plate **403**. Similarly, the power terminals ST, DT can be soldered to

the pillar connection electrode **18**.sub.n and the first pattern $\mathbf{10}a(D)$ of the power module semiconductor device **2**. In this case, if using high melting point solder, the hot plate **403** should be heated at approximately 340 degrees C. to approximately 360 degrees C.

[0228] In the fabrication method of the power module semiconductor device according to the first embodiment, the parallelism of the power terminals ST, DT and the ceramic substrate **10** is securable by using the carbon jig **400** having such a structure shown in FIGS. **38-39**.

[0229] FIG. **40** illustrates a schematic cross-sectional structure for explaining a process of sealing the transfermold resin, in the fabrication method of a power module semiconductor device according to the first embodiment. FIG. **40** shows an aspect that the power module semiconductor device is turned upside down to be sandwiched with an upper metallic mold **220** and a lower metallic mold **200**, and then the upper metallic mold **220** and the lower metallic mold **200** are removed after forming the resin layer **12** by injecting a transfermold resin thereinto. In FIG. **40**, reference numerals **202**, **203** respectively denote a main unit mounting unit and a terminal mounting unit, reference numeral **204** denotes a housing unit of the signal terminals CS, G, SS, and reference numeral **223** denotes a resin injection part.

[0230] In the fabrication method of a power module semiconductor device according to the first embodiment, stepped terminal structure of the power terminals ST, DT is realized by using the upper metallic mold **220** and the lower metallic mold **200** shown in FIG. **40**.

[0231] According to the first embodiment, there can be provided the low series inductance inverter system with the power module semiconductor device having the straight wiring structure and the 1-in-1 trusted platform module (TPM).

-Metallic Mold-

[0232] Hereinafter, there will now be explained a configuration of a metallic mold used in the fabrication method of the power module semiconductor device according to the first embodiment, with reference to FIGS. **41-46**.

[0233] The metallic mold applied in the fabrication method of a power module semiconductor device according to the first embodiment includes: a main unit mounting unit of the power module semiconductor device; a terminal mounting unit of the power terminal of the power module semiconductor device; a lower metallic mold including a fixing mechanism configured to fix the signal terminal of the power module semiconductor device; and an upper metallic mold engaged with the lower metallic mold.

[0234] The fixing mechanism includes: a first block member including a linear guide groove to guide the signal terminal; a second block member including a protruding portion engaged with the guide groove, the second block member configured to slide movably forward and backward with respect to the first block member; and a third block member engaged with the second block member to press the second block member against the first block member side, wherein the surface of the second block member opposite to the third block member has a downward inclined surface inclined in a downward direction, and a surface of the third block member opposite to the second block member has an upward inclined surface inclined in an upward direction.

[0235] The lower metallic mold includes a rectangular-shaped housing unit, and then the fixing mechanism is housed in the housing unit.

[0236] Each of the first block member and the third block member includes a screw hole into which a locking screw screwed in the lower metallic mold side in the housing unit can be inserted. When the locking screw is screwed and moves to the lower metallic mold, the third block member produces a suppress strength in a direction toward the first block member with respect to the second block member by the engagement between the inclined surfaces.

[0237] Each of the first block member and the second block member includes a screw hole in which a jack-up screw is screwed.

[0238] The screw hole into which the locking screw of the first block member can be inserted also functions as a screw hole into which the jack-up screw is screwed.

- [0239] FIG. **41**A is a top view diagram of the lower metallic mold **200** used in the fabrication method of the power module semiconductor device according to the first embodiment. FIG. **41**B is a schematic cross-sectional structure diagram taken in the line XIII-XIII of FIG. **41**A.
- [0240] The lower metallic mold **200** is formed of a metallic plate made of ferrous materials etc. subjected to cutting process etc., for example.
- [0241] As shown in FIG. **41**A, a resin introducing hole **201** passing through the lower metallic mold **200** is formed at approximately center of the lower metallic mold **200**.
- [0242] Moreover, a guide groove **201***a* for guiding a resin introduced from the introducing hole **201** is formed at a lower part of the introducing hole **201**.
- [0243] A main unit mounting unit **202** configured to mount a main unit of the semiconductor chip thereon to be molded, and terminal mounting units **203***a*, **203***b* configured to mount the terminal DT and the source terminal ST of the drain semiconductor chip thereon are formed at a lower part of the guide groove **201***a*.
- [0244] In addition, as shown in FIG. **41**B, the terminal mounting unit **203***a* configured to mount the power terminal DT of the power module semiconductor device thereon is formed in a position higher than that of the terminal mounting unit **203***b* configured to mount the power terminal ST thereon, in accordance with a shape of the power module semiconductor device.
- [0245] Moreover, as shown in FIG. **41**B, the housing unit **204** of the fixing mechanism **205** in the power module semiconductor device is formed so as to pass through the center portion of the main unit mounting unit **202**.
- [0246] In addition, bolt holes **210**, **211** each into which a bolt for fixing the lower metallic mold **200** itself to a molding machine is inserted are formed in an edge of the lower metallic mold **200**.
- [0247] FIG. **42**A is a top view diagram of the upper metallic mold **220** used in the fabrication method of the power module semiconductor device according to the first embodiment. FIG. **42**B is a schematic cross-sectional structure diagram taken in the line XIV-XIV of FIG. **42**A.
- [0248] The upper metallic mold **220** is formed of a metallic plate made of ferrous materials etc. subjected to cutting process etc., for example.
- [0249] As shown in FIG. **42**A, a resin introducing hole **221** passing through the upper metallic mold **220** is formed at approximately center of the upper metallic mold **220**.
- [0250] A resin injection part **223** into which a resin is injected at the time of being superposed on the lower metallic mold **200** is formed at a lower part of the introducing hole **221**.
- [0251] Moreover, bank portions **222**, **224** for sealing the resin injection part **223** so as to be abutted on the lower metallic mold **200** are formed in an outermost layer of the resin injection part **223**.
- [0252] As shown in FIGS. **42**A and **45**, when resin is injected, air vents **225**, **226** for venting an air from the resin injection part **223** etc. are respectively formed at bank portions **222**, **224**.
- [0253] FIG. **43**A is a planar photographic view of the fixing mechanism **205** used in the fabrication method of the power module semiconductor device according to the first embodiment, and FIG. **43**B is a top view diagram of the fixing mechanism **205**.
- [0254] As shown in FIG. **43**, the fixing mechanism **205** is composed of three metal first block member **250**, second block member **251**, and third block member **252**.
- [0255] A screw hole **250***b* into which a locking screw **280** can be inserted (refer to FIG. **47**), and a receiving hole **250***a* for receiving a head of the locking screw are formed in the first block member **250**. The locking screw **280** is used for fixing the block member **250** to the lower metallic mold **200**.
- [0256] Moreover, guide grooves **250***c* for respectively guiding the signal terminals SS, G, CS in a height direction of the second block member **251** are formed on a surface of the second block member **251** opposite to the first block member **250**.
- [0257] In addition, a female screw formed in the screw hole **250***b* is not screwed with a male screw of the locking screw **280** keeping a predetermined air gap, but is screwed with a male screw of the jack-up screw **282** mentioned below (refer to FIG. **54**).

[0258] On the other hand, the second block member **251** is a structural member housed in the housing unit **204** of the lower metallic mold **200** so as to be close to or keep a spacing to the fixed first block member **250**.

[0259] A screw hole **251***b* in which a female screw screwed in the jack-up screw **283** (refer to FIG. **54**) is formed, and a receiving hole **251***a* for receiving a head of the jack-up screw **283** are formed in the second block member **251**.

[0260] Moreover, protruding portions **251***c* respectively engaged with three pieces of the guide grooves **250***c* are formed at a surface of the first block member **250** opposite to the guide groove **250***c*.

[0261] When the guide groove **250***c* of the first block member **250** and the protruding portion **251***c* of the second block member **251** are engaged with each other, a predetermined gap is formed between the both, as shown in FIG. **46**. Thus, signal terminals SS, G, CS are finally held in a state of being slightly pressed.

[0262] Moreover, an inclined surface **251***d* as shown in FIG. **49**B etc. is formed on a side opposite to the third block member **252**.

[0263] The third block member **252** is a member engaged with the second block member **251**, in order to move the second block member **251** to be pressed against the first block member **250** side. [0264] A screw hole **252***b* into which a locking screw **281** can be inserted (refer to FIG. **49**, etc.), and a receiving hole **252***a* for receiving a head of the locking screw **281** are formed in the third block member **252**. The locking screw **281** is used for fixing the block member **252** to the lower metallic mold **200**.

[0265] Moreover, an inclined surface **252***d* as shown in FIG. **49**B etc. is formed on a side opposite to the second block member **251**.

[0266] FIG. **46**A is a top view diagram showing a state where the fixing mechanism **205** is mounted on the lower metallic mold, and FIG. **46**B is an enlarged view of a part D of FIG. **46**A. [0267] If molding (resin sealing) is conducted in a state of the power module semiconductor device is mounted on the fixing mechanism **205**, the resin is slightly protruded from a minute gap between the lower metallic mold **200** and the upper metallic mold **220**, and thereby a fin **270** of resin are formed as shown in FIG. **46**B. Such a fin **270** will be removed after the molding of the power module semiconductor device is completed.

—Molding Process—

[0268] There will be explained in detail a molding process in the fabrication method of the power module semiconductor device according to the first embodiment, with reference to FIGS. 47-54. Hereinafter, the molding process explained using FIG. **32** in detail will be explained. [0269] The fabrication method of the power module semiconductor device according to the first embodiment includes: mounting the power module semiconductor device on a lower metallic mold, the lower metallic mold including a main unit mounting unit of the power module semiconductor device, a terminal mounting unit of a power terminal of the power module semiconductor device, and fixing mechanism configured to fix a signal terminal of the power module semiconductor device thereto; fixing the signal terminal to the fixing mechanism; engaging the lower metallic mold with an upper metallic mold; injecting a resin to a space for resin injection formed between the lower metallic mold and the upper metallic mold; removing the upper metallic mold from the lower metallic mold; and removing the resin sealed power module semiconductor device. [0270] In this case, the step of fixing the signal terminal to the fixing mechanism includes: engaging the signal terminal with a guide groove of a first block member fixed in the housing unit of the lower metallic mold; slidably mounting a second block member in the housing unit in a state where a protruding portion is opposite to the guide groove side; and pressing the second block member against the first block member side by disposing a third block member in a state of being contacted with a downward inclined surface of the second block member, and then screwing a locking screw inserted in a screw hole of the third block member in the lower metallic mold.

- [0271] The step of removing the power module semiconductor device includes: inserting a jack-up screw in a screw hole for jack-up formed in the first block member and the second block member; and clamping the jack-up screw to jack up the first block member and the second block member from the lower metallic mold side.
- [0272] Firstly, as a first molding process, as shown in FIGS. **47**A and **47**B, the locking screw **280** is inserted in the screw hole **250***b* of the first block member **250** composing the fixing mechanism **205**, in order to be fixed to the lower metallic mold **200**.
- [0273] In addition, although not shown in FIG. **47** etc., the first block member **250** is actually fixed in a state of being housed in the housing unit **204** of the lower metallic mold **200**.
- [0274] Moreover, the second block member **251** is mounted in the housing unit **204** not shown in FIG. **47** in a state of securing a gap **290** with respect to the first block member **250**.
- [0275] Subsequently, as a second molding process, as shown in FIGS. **48**A and **48**B, the ceramic substrate **10** is mounted thereon so that signal terminals **292** can be settled in the gap **290** between the first block member **250** and the second block member **251**. Although only a ceramic substrate **10** is illustrated in FIGS. **48**A and **48**B for the purpose of a simplification, the power module semiconductor device **2** according to the first embodiment after an electrode forming metalization process of the power terminals ST, DT and the signal terminals CS, G, SS is actually mounted thereon.
- [0276] More specifically, the ceramic substrate **10** is set therein so that the signal terminals **292** can be settled in the guide grooves **250***c* of the first block member **250** shown in FIG. **43**. The signal terminals **292** shown therein respectively correspond to the signal terminals CS, G, SS.
- [0277] The third block member **252** is set in the housing unit **204** (not shown) along the second block member **251**.
- [0278] More specifically, the third block member **252** is set therein so that the inclined surface **251***d* at the side of the second block member **251** is contacted with the inclined surface **252***d* at the side of the third block member **252**, as shown in FIG. **48**B.
- [0279] Subsequently, as a third molding process as shown in FIGS. **49**A and **49**B, the locking screw **281** is inserted in the screw hole **252***b* of the third block member **252**, and then as s fourth molding process as shown in FIGS. **50**A and **50**B, the locking screw **281** is clamped to the lower metallic mold **200**. Although only the ceramic substrate **10** is illustrated in FIGS. **49**A, **49**B, **50**A and **50**B for the purpose of simplification, the power module semiconductor device **2** according to the first embodiment before the resin molding and after the electrode forming metalization processing of the power terminals ST, DT and the signal terminals CS, G, SS is actually mounted thereon in the same manner as that shown in FIGS. **48**A and **48**B.
- [0280] Thus, as shown in FIGS. **50**A and **50**B, a force in a direction of arrow E acts on the third block member **252** itself via the receiving hole **252***a* of the head of screw. The force of the arrow direction E is converted into a suppress strength in an arrow direction F which acts on the second block member **251** due to an action between the inclined surface **252***d* at the side of the third block member **252** and the inclined surface **251***d* at the side of the second block member **251**, as shown in FIGS. **50**A and **50**B.
- [0281] The protruding portion **251***c* of the second block member **251** is pressed against the guide groove **250***c* side of the first block member **250** due to the suppress strength in the arrow direction F.
- [0282] Thus, as show in FIGS. **51**A and **51**B as a fifth molding process, the signal terminal **292** of the power module semiconductor device is held between the guide groove **250***c* of the first block member **250** and the protruding portion **251***c* of the second block member **251**, and thereby the power module semiconductor device is fixed thereto. Although only the ceramic substrate **10** is illustrated in FIGS. **51**A and **51**B for the purpose of simplification, but the power module semiconductor device **2** is also actually mounted thereon.
- [0283] Subsequently, as a sixth molding process, as shown in FIGS. 52A and 52B, the upper

- metallic mold **220** is superposed on the lower metallic mold **200** side including the fixing mechanism **205**. Although only the ceramic substrate **10** is illustrated in FIGS. **52**A and **52**B for the purpose of simplification, but the power module semiconductor device **2** before the resin molding is also actually mounted thereon.
- [0284] Thus, a space for the air vent **226** used for injecting the resin into the outermost layer of the power module semiconductor device **2** is formed.
- [0285] Subsequently, as a seventh molding process, as shown in FIGS. **53**A and **53**B, the molding machine is driven to fill the space with the resin layer **12**. Thus, the power module semiconductor device **2** according to the first embodiment is covered to be sealed with the resin layer **12**.
- [0286] Subsequently, as an eighth molding process, as shown in FIGS. **54**A and **54**B, the upper metallic mold **220** is removed therefrom, and the locking screws **280**, **281** are respectively also removed from the screw hole **250***b* of the first block member **250** and the screw hole **252***b* of the third block member **252**.
- [0287] Subsequently, the jack-up screw **282** is screwed in the screw hole **250***b* of the first block member **250**. Moreover, the jack-up screw **283** is similarly screwed in the screw hole **251***b* of the second block member **251**.
- [0288] A force in an arrow direction G is applied on the first block member **250** and the second block member **251** by clamping the jack-up screws **282**, **283**, and thereby the molded power module semiconductor device according to the first embodiment is removed.
- (Molding Process According to Another Example)
- [0289] There will now be explained a molding process according to another example of the power module semiconductor device **2** according to the first embodiment using a lower metallic mold **300**, a separate metallic mold **310**, and an upper metallic mold **305**, with reference to FIGS. **55-57**. [0290] FIG. **55**A is a schematic cross-sectional **1** structure diagram showing a part of the lower metallic mold **300**.
- [0291] As shown in FIG. **55**A, protruding portions **300***a*, **300***b* for guiding the signal terminals SS, G, CS of the power module semiconductor device **2** are formed in an approximately center of the lower metallic mold **300**.
- [0292] The separate metallic mold **310** composed of separate members **301-303** is fixed above the lower metallic mold **300** with the screws **304**.
- [0293] Trenches into which the signal terminals SS, G, CS of the power module semiconductor device **2** are inserted is formed between the protruding portions **300***a*, **300***b* and the separate members **301-303**.
- [0294] Subsequently, as shown in FIG. **55**B, the signal terminals SS, G, CS of the power module semiconductor device **2** are respectively inserted to be fixed in the trenches formed between the protruding portions **300***a*, **300***b* and the separate members **301-303**.
- [0295] At this time, the drain terminal DT of the power module semiconductor device **2** is mounted on the separate member **303**, and the source terminal ST is mounted on the separate member **301**. [0296] Subsequently, as shown in FIG. **56**A, the upper metallic mold **305** is superposed on the separate metallic mold **310**. Thus, space **311** used for injecting a resin into the outermost layer of the power module semiconductor device **2** is formed.
- [0297] Subsequently, as shown in FIG. **56**B, the molding machine is driven to fill the space **311** with the resin layer **12**. Thus, the power module semiconductor device **2** is covered to be sealed with the resin layer **12**.
- [0298] Subsequently, the power module semiconductor device according to the first embodiment as shown in FIG. 57B is completed by removing the upper metallic mold 305, as shown in FIG. 57A. [0299] According to the first embodiment, the whole inverter equipment can be efficiently composed by arranging the signal terminals in the substantially vertical direction from the mold body, and the parasitic component can also be reduced since the wirings in the module can also be output by the shortest distance.

[0300] According to the first embodiment, there can be provided a power module semiconductor device having a vertical terminal transfermold in which structure thereof is simple and the number of parts is reduced, thereby achieving space saving, since no socket is used.

Second Embodiment

- [0301] FIG. **58** illustrates a schematic bird's-eye view configuration of a 1-in-1 module, which is a power module semiconductor device according to a second embodiment.
- [0302] The power module semiconductor device **2** according to the second embodiment has a configuration of 1-in-1 module. More specifically, one MOSFETQ is included in one module. In the power module semiconductor device **2** according to the second embodiment, six chips (MOS transistor×6) can be mounted thereon, as an example, and a maximum of six pieces of the MOSFETs Q can be respectively connected to one another in parallel. Note that it is also possible to mount a part of six pieces of the chips for the diode DI.
- [0303] A schematic circuit expression of the 1-in-1 module, which is a power module semiconductor device **2** according to the second embodiment is similarly illustrated as FIG. **1**, and a detailed circuit expression is similarly illustrated as FIG. **2**.
- [0304] In the power module semiconductor device **2** according to the second embodiment, the power terminals ST, DT are arranged so as to be extended along in a parallel direction with a main surface of the resin layer **12** from a one side surface of the resin layer **12** in the parallel direction. [0305] As shown in FIG. **58**, the power module semiconductor device **2** according to the second embodiment includes: a drain terminal DT and a source terminal ST which are arranged on a first side of the ceramic substrate **10** covered with the resin layer **12**; and signal terminals SS, G, CS, B**1**, B**2** arranged near a side opposite to the first side in a vertical direction with respect to the ceramic substrate **10**. In this case, the signal terminals SS, G, CS are respectively connected to a source sense terminal, a gate signal terminal, and a current sense terminal of the semiconductor chip Q. The signal terminals B**1**, B**2** correspond to thermistor connecting terminals. In this case, the source terminal ST corresponds to the first power input terminal, and the drain terminal DT correspond to the second power input terminal.
- [0306] Moreover, FIG. **59** illustrates a schematic bird's-eye view configuration of the power module semiconductor device **2** before forming a resin layer **12** thereon.
- [0307] Furthermore, FIG. **60** illustrates a schematic bird's-eye view configuration of the power module semiconductor device **2**, before forming an upper surface plate electrode **22** thereon. [0308] Moreover, FIG. **61** illustrates a schematic planar pattern configuration of the 1-in-1 module,
- which is the power module semiconductor device **2** according to the second embodiment. FIG. **63** illustrates a schematic cross-sectional structure taken in the line XXIII-XXIII of FIG. **61**.
- [0309] Moreover, FIG. **62** illustrates a schematic back side external appearance configuration of the 1-in-1 module, which is the power module semiconductor device **2** according to the second embodiment. The second copper plate layer **10***b* disposed on the back side surface of the ceramic substrate **10** functions as a heat spreader.
- [0310] As shown in FIGS. **58-63**, the power module semiconductor device **2** according to the second embodiment includes: a ceramic substrate **10**; a first pattern **10**a(D) of a first copper plate layer **10**a disposed on the surface of the ceramic substrate **10**; a semiconductor chip Q disposed on the first pattern D; a first pillar connection electrode **18**.sub.p disposed on the first pattern D; and a drain terminal DT connected to the first pillar connection electrode **18**.sub.p.
- [0311] Moreover, the power module semiconductor device **2** may include: a second pattern $\mathbf{10}s(S)$ of the first copper plate layer $\mathbf{10}a$; a second pillar connection electrode $\mathbf{18}$.sub.n disposed on the second pattern $\mathbf{10}a(S)$; and a source terminal ST connected to the second pillar connection electrode $\mathbf{18}$.sub.n.
- [0312] Moreover, the power module semiconductor device **2** may include a pillar electrode **20** disposed on the semiconductor chip Q.
- [0313] Moreover, although the illustration is omitted herein, the power module semiconductor

- device **2** may include a first diode DI disposed so as to be adjacent to the semiconductor chip Q on the first pattern D. Furthermore, in some cases, the diode DI may be disposed on the first pattern D in all the chips.
- [0314] Moreover, the power module semiconductor device **2** may include an upper surface plate electrode **22** disposed on the pillar electrode **20**.
- [0315] Moreover, although the illustration is omitted herein, the power module semiconductor device **2** may include an upper surface plate electrode **22** disposed on the pillar electrode **20** and connected to the anode electrode A of the diode DI.
- [0316] Also in the power module semiconductor device **2** according to the second embodiment, the semiconductor chip Q is formed of an SiC MOSFET, for example, and the diode DI is formed of an SiC SBD, for example. Moreover, a thermistor is connected to between the thermistor connecting terminals B**1**, B**2** on the ceramic substrate **10**, and is used for thermal sensing of the power module semiconductor device **2** according to the second embodiment.
- [0317] Techniques, e.g. solder bonding, metallic bonding using metallic particles, solid phase diffusion bonding, and transient liquid phase (TLP) bonding, are applicable to form a bonded structure of each structural member.
- [0318] In this case, the signal terminals CS, G, SS, B1, B2 are arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate 10, as shown in FIGS. 58-60.
- [0319] Moreover, the vertical direction with respect to the main surface of the insulating substrate **10** is equal to the vertical direction with respect to the main surface of the resin layer **12**. [0320] Moreover, the signal terminals CS, G, SS, B**1**, B**2** may be linearly arranged on the main
- surface of the resin layer **12**, as shown in FIG. **58**.
- [0321] Moreover, the power module semiconductor device **2** according to the second embodiment includes electrode patterns CSP, GSP, SSP arranged so as to be adjacent to the semiconductor chip Q on the insulating substrate **10**. In particular, in the power module semiconductor device **2** according to the second embodiment, the electrode patterns CSP, GSP, SSP are arranged so as to be adjacent to one another and to be surrounded by the semiconductor chip Q at a center portion of the insulating substrate **10**.
- [0322] As shown in FIG. **61**, the current sense terminal CS is connected by soldering to an electrode pattern connected by wire bonding to the current sense electrode pattern CSP, and arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**.
- [0323] As shown in FIG. **61**, the gate signal terminal G is connected by soldering to an electrode pattern connected by wire bonding to the gate signal electrode pattern GSP, and arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**. [0324] As shown in FIGS. **61** and **63**, the source sense terminal SS is connected by soldering to an electrode pattern connected by wire bonding to the source sense electrode pattern SSP, and arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**.
- [0325] In addition, in the power module semiconductor device **2** according to the second embodiment, the signal terminals CS, G, SS may be directly connected to the electrode patterns CSP, GSP, SSP by soldering.
- [0326] Since other configurations are the same as those of the power module semiconductor device **2** according to the first embodiment, the duplicated description is omitted. Moreover, since the fabrication method of the power module semiconductor device according to the second embodiment and the metallic mold are the same as those of the power module semiconductor device **2** according to the first embodiment, the duplicated description is omitted.

 [0327] According to the second embodiment, there can be provided the power module

semiconductor device and the inverter equipment, in which the whole inverter equipment can be

efficiently composed by arranging the signal terminals in the substantially vertical direction from the mold body, and the parasitic component can also be reduced since the wirings in the module can also be output by the shortest distance.

[0328] According to the second embodiment, there can be provided the power module semiconductor device having a vertical terminal transfermold in which structure thereof is simple and the number of parts is reduced, thereby achieving space saving of the 1-in-1 thin type SiC power module, since no socket is used.

Third Embodiment

[0329] FIG. **64** illustrates a schematic bird's-eye view configuration of a 1-in-1 module, which is a power module semiconductor device **2** according to a third embodiment.

[0330] The power module semiconductor device **2** according to the third embodiment has a configuration of 1-in-1 module. More specifically, one MOSFET Q is included in one module. In the power module semiconductor device **2** according to the third embodiment, six chips (MOS transistor×6) can be mounted thereon, as an example, and a maximum of six pieces of the MOSFETs Q can be respectively connected to one another in parallel. Note that it is also possible to mount a part of six pieces of the chips for the diode DI.

[0331] A schematic circuit expression of the 1-in-1 module, which is a power module semiconductor device **2** according to the third embodiment is similarly illustrated as FIG. **1**, and a detailed circuit expression is similarly illustrated as FIG. **2**.

[0332] In the power module semiconductor device **2** according to the third embodiment, the power terminals ST, DT are arranged so as to be extended along in a parallel direction with a main surface of the resin layer **12** from a one side surface of the resin layer **12** in the parallel direction. [0333] As shown in FIG. **64**, the power module semiconductor device **2** according to the third embodiment includes: a drain terminal DT and a source terminal ST which are arranged on a first side of the ceramic substrate **10** covered with the resin layer **12**; and signal terminals SS, G, CS arranged near a side opposite to the first side in a vertical direction with respect to the ceramic substrate **10**. In this case, the signal terminals SS, G, CS are respectively connected to a source sense terminal, a gate signal terminal, and a current sense terminal of the semiconductor chip Q. In addition, although illustration is omitted, the power module semiconductor device **2** may further includes thermistor connecting terminals B**1**, B**2** arranged near a side opposite to the first side in a vertical direction with respect to the ceramic substrate **10**. In this case, the source terminal ST corresponds to the first power input terminal, and the drain terminal DT correspond to the second power input terminal.

[0334] Moreover, FIG. **65** illustrates a schematic planar pattern configuration of the 1-in-1 module, which is the power module semiconductor device **2** according to the third embodiment. FIG. **67** illustrates a schematic cross-sectional structure taken in the line XXIV-XXIV of FIG. **65**. [0335] Moreover, FIG. **66** illustrates a schematic back side external appearance configuration of the 1-in-1 module, which is the power module semiconductor device **2** according to the third embodiment. The second copper plate layer **10***b* disposed on the back side surface of the ceramic substrate **10** functions as a heat spreader.

[0336] As shown in FIGS. **64-65**, the power module semiconductor device **2** according to the third embodiment includes: a ceramic substrate **10**; a first pattern **10**a(D) of a first copper plate layer **10**a disposed on the surface of the ceramic substrate **10**; a semiconductor chip Q disposed on the first pattern D; a first pillar connection electrode **18**.sub.p disposed on the first pattern D; and a drain terminal DT connected to the first pillar connection electrode **18**.sub.p.

[0337] Moreover, the power module semiconductor device **2** may include: a second pattern $\mathbf{10}s(S)$ of the first copper plate layer $\mathbf{10}a$; a second pillar connection electrode $\mathbf{18}$.sub.n disposed on the second pattern $\mathbf{10}a(S)$; and a source terminal ST connected to the second pillar connection electrode $\mathbf{18}$.sub.n.

[0338] Moreover, although the illustration is omitted herein, the power module semiconductor

- device **2** may include a first diode DI disposed so as to be adjacent to the semiconductor chip Q on the first pattern D. Furthermore, in some cases, the diode DI may be disposed on the first pattern D in all the chips.
- [0339] Also in the power module semiconductor device **2** according to the third embodiment, the semiconductor chip Q is formed of an SiC MOSFET, for example, and the diode DI is formed of an SiC SBD, for example.
- [0340] In this case, the signal terminals CS, G, SS are arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**, as shown in FIGS. **64-65**.
- [0341] Moreover, the vertical direction with respect to the main surface of the insulating substrate **10** is equal to the vertical direction with respect to the main surface of the resin layer **12**.
- [0342] Moreover, the signal terminals CS, G, SS may be linearly arranged on the main surface of the resin layer **12**, as shown in FIG. **64**.
- [0343] Moreover, the power module semiconductor device **2** according to the third embodiment includes electrode patterns CSP, GSP, SSP arranged so as to be adjacent to the semiconductor chip Q on the insulating substrate **10**. In particular, in the power module semiconductor device **2** according to the third embodiment, the electrode patterns CSP, GSP, SSP are arranged so as to be adjacent to one another and to surround six pieces of the semiconductor chips Q at a peripheral part of the insulating substrate **10**.
- [0344] Moreover, the power module semiconductor device **2** according to the third embodiment includes electrode patterns CSP, GSP, SSP arranged so as to be adjacent to the semiconductor chip Q on the insulating substrate **10**, and the signal terminals CS, G, SS may be connected to the electrode patterns CSP, GSP, SSP with soldering.
- [0345] As shown in FIG. **65**, the current sense terminal CS is connected by soldering to the current sense electrode pattern CSP, and arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**.
- [0346] As shown in FIG. **65**, the gate signal terminal G is connected by soldering to the gate signal electrode pattern GSP, and arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**.
- [0347] As shown in FIG. **65**, the source sense terminal SS is connected by soldering to the source sense electrode pattern SSP, and arranged so as to be extended in the vertical direction with respect to the main surface of the insulating substrate **10**.
- [0348] An enlarged schematic cross-sectional structure of the portion A of FIG. **67** is illustrated as shown in FIG. **68**. Moreover, a schematic planar pattern configuration of the portion B of FIG. **68** is illustrated as shown in FIG. **69**, and a schematic cross-sectional structure taken in the line XXV-XXV of FIG. **69** is illustrated as shown in FIG. **70**.
- [0349] As shown in FIGS. **65-70**, the power module semiconductor device **2** according to the third embodiment includes: a semiconductor chip Q(100); source pad electrodes SP, SP arranged on the semiconductor chip Q; an insulating film **60** arranged around the source pad electrodes SP, SP on the semiconductor chip Q, the insulating film **60** having a film thickness thicker than that of the source pad electrodes SP, SP; and an upper surface plate electrode **22** disposed on the insulating film **60** and the source pad electrodes SP. In this case, the semiconductor chip Q(100) may be arranged on a first pattern 10a(D) of the copper plate layer 10a disposed on the surface of the ceramic substrate 10, as shown in FIG. **67**.
- [0350] Moreover, the upper surface plate electrode **22** and the source pad electrode SP may be connected to each other via the soldering layer **80**, as shown in FIG. **70**.
- [0351] Moreover, the insulating film 60 may be formed of a polyimide film. It is preferable that a thickness thereof is equal to or greater than 50 μ m, for example, at a point that insulation can be easily secured and a height thereof can be reduced. Alternatively, the insulating film 60 may be formed of ceramics or its layer. Also in this case, it is preferable that a thickness thereof is equal to or greater than 50 μ m, for example, at a point that insulation can be easily secured and a height

thereof can be reduced.

[0352] As shown in FIGS. **64-70**, since the power module semiconductor device **2** according to the third embodiment can be formed of a thin type SiC power module without distribution poles, there can be provided the power module semiconductor device in which physical size and weight can be reduced.

[0353] Moreover, in the power module semiconductor device according to the third embodiment, as shown in FIG. **65**, three chips of semiconductor chips Q are arranged at a center portion of the ceramic substrate **10** in two rows. Moreover, two-circuit groups of signal patterns GSP, CSP, SSP are disposed in L-shaped structure on a peripheral part of the ceramic substrate **10**. As shown in FIG. **65** the two-circuit groups of signal patterns GSP, CSP, SSP are connected in common to one another, and are also connected to a source sense terminal, a gate signal terminal, and a current sense terminal of the semiconductor chip Q.

[0354] A GP terminal, an SP terminal, and a CS terminal of each chip are connected with bonding wires to the groups of signal patterns GSP, CSP, SSP having L-shaped structure disposed on the peripheral part.

[0355] Furthermore, as shown in FIG. **65**, the upper surface plate electrode **22**, **22**S is disposed so as to not cover directly above the group of bonding wires extended from the semiconductor chip Q, in planar view observed from the thickness direction of the ceramic substrate **10**.

[0356] Since the group of signal patterns GSP, CSP, SSP are formed in L-shaped structure, it becomes possible to dispose wirings of the bonding wires from the tree-chips MOS transistor in a shorter distance without a cross-wiring. Furthermore, the upper surface plate electrode **22**, **22**S can also be disposed so as to not cover the bonding wires extended from the chips of the semiconductor chip.

[0357] Techniques, e.g. solder bonding, metallic bonding using metallic particles, solid phase diffusion bonding, and transient liquid phase (TLP) bonding, are applicable to form a bonded structure of each structural member.

[0358] Since other configurations are the same as those of the power module semiconductor device **1** according to the first embodiment, the duplicated description is omitted. Moreover, since the fabrication method of the power module semiconductor device according to the third embodiment and the metallic mold are the same as those of the first embodiment, the duplicated description is omitted.

[0359] According to the third embodiment, there can be provided the power module semiconductor device and the inverter equipment, in which the whole inverter equipment can be efficiently composed by arranging the signal terminals in the substantially vertical direction from the mold body, and the parasitic component can also be reduced since the wirings in the module can also be output by the shortest distance.

[0360] According to the third embodiment, there can be provided the power module semiconductor device having a vertical terminal transfermold in which structure thereof is simple and the number of parts is reduced, thereby achieving space saving of the 1-in-1 thin type SiC power module, since no socket is used.

Fourth Embodiment

[0361] FIG. **71** illustrates a schematic circuit representative of the 2-in-1 module, which is the power module semiconductor device according to the fourth embodiment.

[0362] The power module semiconductor device **2** according to the fourth embodiment has a configuration of 2-in-1 module. More specifically, two MOSFETs Q**1**, Q**4** are included in one module.

[0363] As an example, four chips (MOS transistor×3, diode×1) can be mounted in one side of the 2-in-1 module, and a maximum of three MOSFETs Q1, Q4 respectively can be connected to one another in parallel. In this case, the MOSFETs Q1, Q4 have a size of approximately 5 mm×approximately 5 mm.

[0364] FIG. **72** illustrates a schematic bird's-eye view configuration of the 2-in-1 module, which is the power module semiconductor device **1** according to the fourth embodiment.

[0365] Moreover, FIG. **73** illustrates a schematic bird's-eye view configuration of the power module semiconductor device **2** before forming a resin layer **12** thereon.

[0366] As shown in FIGS. **72** and **73**, the power module semiconductor device **1** according to the fourth embodiment includes: a positive side power input terminal P and a negative side power input terminal N disposed on a first side of a ceramic substrate **10** covered with a resin layer **12**; signal terminals S**1**, G**1**, T**1** arranged near a second side adjacent to the first side in a vertical direction with respect to the ceramic substrate **10**; an output terminal O arranged on a third side opposite to the first side; thermistor connecting terminals B**1**, B**2** arranged near the third side in the vertical direction with respect to the ceramic substrate **10**; and signal terminals S**4**, G**4**, T**4** arranged near a fourth side opposite to the second side in the vertical direction with respect to the ceramic substrate **10**.

[0367] In the power module semiconductor device **1** according to the third embodiment, the power terminals P, N are arranged so as to be extended along in a parallel direction with a main surface of the resin layer **12** from a one side surface of the resin layer **12** in the parallel direction, and the output terminal O is arranged so as to be extended from other side surface of the resin layer **12** in an opposite direction to the power terminals P, N, along a parallel direction with the main surface of the resin layer **12**.

[0368] The signal terminals S1, G1, T1 are respectively connected to a source sense terminal, a gate signal terminal, and a current sense terminal of the semiconductor chip Q1 shown in FIG. 71, and the signal terminals S4, G4, T4 are respectively connected to a source sense terminal, gate signal terminal, and current sense terminal of the semiconductor chip Q4 shown in FIG. 71. Moreover, the negative side power input terminal N corresponds to a first power input terminal, and the positive side power input terminal P corresponds to a second power input terminal. [0369] Furthermore, FIG. 74A illustrates a schematic bird's-eye view configuration of the power module semiconductor device 1, before forming the upper surface plate electrodes 221, 224 thereon.

[0370] Moreover, FIG. **75** illustrates a schematic planar pattern configuration of a 2-in-1 module, which is the power module semiconductor device according to the fourth embodiment. FIG. **76** illustrates a schematic cross-sectional structure taken in the line XXVI-XXVI of FIG. **75**. [0371] Moreover, in the power module semiconductor device **1** according to the fourth embodiment, as shown in FIG. **75**, the upper surface plate electrodes **221**, **224** are disposed so as to not cover bonding wires extended from the chip of the semiconductor chips Q**1**, Q**4**. [0372] In the power module semiconductor device **1** according to the fourth embodiment, since the signal terminals (G**1**, S**1**, T**1**) and (G**4**, S**4**, T**4**) are alternately arranged with respect to each other in a vertical direction with respect to the ceramic substrate near a side opposite thereto, the signal terminals (G**1**, S**1**, T**1**) and (G**4**, S**4**, T**4**) are not contacted with respect to each other even when the power modules are arranged in parallel in the case of assembling a three phase inverter circuit, thereby achieving space-saving of the power module size.

[0373] Techniques, e.g. solder bonding, metallic bonding using metallic particles, solid phase diffusion bonding, and transient liquid phase (TLP) bonding, are applicable to form a bonded structure of each structural member.

[0374] As shown in FIGS. **72-76**, the power module semiconductor device **1** according to the fourth embodiment includes: a ceramic substrate **10**; a first pattern D(K**4**) of a first copper plate layer **10***a* disposed on a surface of the ceramic substrate **10**; a semiconductor chip Q**4** disposed on the first pattern D(K**4**); [0375] power terminals N, O and signal terminals S**4**, G**4**, T**4**, both electrically connected to the semiconductor chip Q**4**; and a resin layer **12** configured to cover the semiconductor chip Q**4** and the insulating substrate **10**. In this case, the signal terminals S**4**, G**4**, G, T**4** are mutually disposed so as to be extended in a vertical direction with respect to a main surface

- of the insulating substrate **10**.
- [0376] Moreover, the power module semiconductor device **1** includes: a first pillar connection electrode **18**.sub.o disposed on first pattern D (K**4**); and an output terminal O connected to the first pillar connection electrode **18**.sub.o.
- [0377] Moreover, the power r module semiconductor device **1** includes: a second pattern EP of the first copper plate layer **10***a*; a second pillar connection electrode **18**.sub.n disposed on the second pattern EP; and a negative side power input terminal N connected to the second pillar connection electrode **18**.sub.n.
- [0378] Moreover, the first pillar connection electrode **18**.sub.o may include a pillar extended electrode **25** disposed on the first pattern D(K**4**).
- [0379] Moreover, the power module semiconductor device **1** may include a source pillar electrode **204** disposed on the semiconductor chip Q**4**.
- [0380] Moreover, the power module semiconductor device $\mathbf{1}$ may include a first diode D4 disposed on the first pattern D(K4) so as to be adjacent to the semiconductor chip Q4.
- [0381] Moreover, the power module semiconductor device **1** may include a first upper surface plate electrode **221** disposed on the source pillar electrode **204**, and connected to the anode electrode A**4** of the first diode D**4**.
- [0382] Moreover, the semiconductor chip Q1 disposed on the third pattern D(K1) of the first copper plate layer 10a, and the power terminals P and the signal terminals S1, G1, T1 electrically connected to the semiconductor chip Q1 are covered with the resin layer 12, in conjunction with the insulating substrate 10, as well as the semiconductor chip Q4. In this case, the signal terminals S1, G1, T1 are mutually disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate 10.
- [0383] Moreover, the power module semiconductor device $\mathbf{1}$ may include a second diode D1 disposed on the third pattern D(K1) so as to be adjacent to the semiconductor chip Q1.
- [0384] Moreover, the power module semiconductor device **1** may include a source pillar electrode **20**.sub.1 disposed on the semiconductor chip Q**4**.
- [0385] Moreover, the power module semiconductor device **1** may include a second upper surface plate electrode **224** disposed on the source pillar electrode **20**.sub.1, and connected to the anode electrode A**4** of the second diode D**1**.
- [0386] In this case the vertical direction with respect to the main surface of the insulating substrate **10** is equal to the vertical direction with respect to the main surface of the resin layer **12**.
- [0387] Moreover, the signal terminals S1, G1, T1 and the signal terminals S4, G4, T4 may be respectively linearly disposed on the main surface of the resin layer 12, as shown in FIG. 72.
- [0388] Moreover, as shown in FIG. **75**, the power module semiconductor device **2** according to the fourth embodiment includes electrode patterns CSP**4**, GSP**4**, SSP**4** disposed so as to be adjacent to the semiconductor chip Q on the insulating substrate **10**, and the signal terminals S**4**, G**4**, T**4** may be connected to the electrode patterns CSP**4**, GSP**4**, SSP**4** with soldering.
- [0389] Similarly, as shown in FIG. **75**, the power module semiconductor device **2** according to the fourth embodiment includes electrode patterns CSP**1**, GSP**1**, SSP**1** disposed so as to be adjacent to the semiconductor chip Q**1** on the insulating substrate **10**, and the signal terminals S**1**, G**1**, T**1** may be connected to the electrode patterns CSP**1**, GSP**1**, SSP**1** with soldering.
- [0390] Moreover, the power module semiconductor device $\mathbf{1}$ according to the fourth embodiment may include a positive side power input terminal P connected to the third pattern D(K1).
- [0391] FIG. **77** illustrates a schematic back side external appearance configuration of a 2-in-1 module, which is the power module semiconductor device according to the fourth embodiment. The second copper plate layer **10***b* disposed on the back side surface of the ceramic substrate **10** functions as a heat spreader.
- [0392] In the power module semiconductor device **1** according to the fourth embodiment, the semiconductor chips Q**1**, Q**4** are formed of SiC MOSFET, for example, and the diodes D**1**, **4** are

formed of SiC SBD, for example. Moreover, a thermistor is connected to between the thermistor connecting terminals B1, B2 disposed in a vertical direction with respect to the ceramic substrate 10, and is used for thermal sensing of the power module semiconductor device 1 according to the fourth embodiment.

[0393] A plurality of chips of the semiconductor chips Q1, Q4 are disposed on the surface of the ceramic substrate 10 at a position apart from one another in planar view observed from a thickness direction of the ceramic substrate 10, and are resin-molded with the resin layer 12.

[0394] Moreover, the pillar connection electrodes **18**.sub.o, **18**.sub.n may be formed of electrode materials of which the value of CTE is relatively smaller, e.g. CuMo, Cu, etc.

[0395] The upper surface plate electrodes **22**.sub.1, **22**.sub.4 portions may be formed of electrode materials of which the value of CTE is relatively smaller, e.g. CuMo, Cu, etc.

[0396] The source pillar electrodes **20**.sub.1, **20**.sub.4 portions may be formed of electrode materials of which the value of CTE is relatively smaller, e.g. CuMo, Cu, etc.

[0397] Herein, a separation distance along the surface between the upper surface plate electrodes **22**.sub.1, **22**.sub.4 is called a creepage distance. A value of the creepage distance thereof is approximately 6 mm, for example.

[0398] FIG. **78** illustrates a schematic plane configuration of three pieces of the power module semiconductor devices according to the fourth embodiment disposed in parallel to one another in order to drive the three-phase AC inverter.

[0399] FIG. **79** illustrates a schematic plane configuration of three pieces of the power module semiconductor devices according to the fourth embodiment disposed in parallel to one another for driving the three-phase AC inverter.

[0400] In the power module semiconductor device **1** according to the fourth embodiment, the signal terminals (**G1**, **S1**, **T1**) and (**G4**, **S4**, **T4**) are disposed in the vertical direction with respect to the ceramic substrate, thereby reducing an occupied area in the case of disposing the power module semiconductor devices **1** in parallel to one another as shown in FIG. **78**. Accordingly, reduction in size and weight of the whole device and can be achieved.

[0401] Since other configurations are the same as those of the power module semiconductor device **1** according to the first embodiment, the duplicated description is omitted. Moreover, since the fabrication method of the power module semiconductor device according to the fourth embodiment and the metallic mold are the same as those of the first embodiment, the duplicated description is omitted.

[0402] According to the fourth embodiment, there can be provided the power module semiconductor device and the inverter equipment, in which the whole inverter equipment can be efficiently composed by disposing the signal terminals in the substantially vertical direction from the mold body, and the parasitic component can also be reduced since the wirings in the module can also be output by the shortest distance.

[0403] According to the fourth embodiment, there can be provided the power module semiconductor device having a vertical terminal transfermold in which structure thereof is simple and the number of parts is reduced, thereby achieving space saving of the 1-in-1 thin type SiC power module, since no socket is used.

[0404] Although the 1-in-1 module and the 2-in-1 module have been explained, as the module semiconductor devices according to the embodiments, it can also form in a Four-in-One (4-in-1) configuration, a Six-in-One (6-in-1) configuration, etc. Furthermore, module configurations of combination with a DC-DC converter can also be realized.

[0405] In the module semiconductor devices according to the embodiments, although to mount the examples of SBD or Sic MOSFETs have been mainly explained as the semiconductor elements, it may not be limited to such examples, but may adopt other power semiconductor devices. For example, power devices of any one of Si based IGBT, GaN based HEMT or AlN based power device can be applied thereto.

[0406] In the module semiconductor devices according to the embodiments, there may be adopted a structure of mounting singular or a plurality of semiconductor elements on one metallic block. Moreover, a plurality of SBDs, MOSFETs, etc. may be mounted on one metallic block. In this case, the metallic block units may mutually form side surface bonding by using metallic bonding with metallic particles or solid phase diffusion bonding. Moreover, also input output terminals portion can be formed by using the metallic bonding with metallic particles or the solid phase diffusion bonding.

[0407] In addition, in the module semiconductor devices according to the embodiments, the whole module semiconductor devices are eventually sealed with a resin, e.g. a transfermold resin, etc. [0408] As mentioned above, according to the embodiments, there can be provided the low series inductance inverter system with the power module semiconductor device having the straight wiring structure and the 1-in-1 TPM.

[0409] According to the embodiments, there can be provided the power module semiconductor device having a vertical terminal transfermold, thereby achieving space saving, the fabrication method of such a power module semiconductor device, and the metallic mold thereof.

Other Embodiments

[0410] While the present invention is described in accordance with the aforementioned embodiments, it should be understood that the description and drawings that configure part of this disclosure are not intended to limit the embodiments. This disclosure makes clear a variety of alternative embodiments, working examples, and operational techniques for those skilled in the art. [0411] Such being the case, the embodiments cover a variety of embodiments, whether described or not.

INDUSTRIAL APPLICABILITY

[0412] The power module semiconductor device and the inverter system according to the embodiments is applicable to an overall power device, e.g. an SiC power semiconductor module, an intelligent power module, etc., and is applicable to wide applicable fields, in particular fields for which reduction in size and weight is required, e.g. an inverter, a converter, etc. used for in-vehicle and solar cells, industrial equipment, household equipment, etc.

Claims

- 1. A power module semiconductor device comprising: an insulating substrate; a first pattern of a first copper plate layer disposed on the insulating substrate; a second copper plate layer disposed on a back side of the insulating substrate; a semiconductor chip disposed on the first pattern; a power terminal electrically and a signal terminal electrically connected to the semiconductor chip; and a resin layer configured to cover the semiconductor chip and the insulating substrate, wherein the signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate; the semiconductor chip is applied to a two-in-one type module, a positive side power input terminal and a negative side power input terminal of the power terminal are disposed so as to be extended along in a parallel direction with a main surface of the resin layer from an one side surface of the resin layer in the parallel direction, and an output terminal of the power terminal is disposed so as to be extended from other side surfaces of the resin layer in an opposite direction to the positive side power input terminal and the negative side power input terminal, along in the parallel direction of the main surface of the resin layer, and at least a part of the second copper plate layer is exposed from the resin layer.
- **2**. The power module semiconductor device according to claim 1, further comprising a first pillar connection electrode disposed on the first pattern, the output terminal connected to the first pillar connection electrode.
- **3.** The power module semiconductor device according to claim 1, wherein a second pattern of the copper plate layer; a pillar electrode portion disposed on the semiconductor chip; an upper surface

plate electrode portion disposed on the pillar electrode portion; the output terminal disposed on the first pattern; a second pillar connection electrode disposed on the second pattern, the second pillar p connection electrode electrically connected to the upper surface plate electrode portion; and the negative side power input terminal electrically connected to the second pillar connection electrode.

- **4.** The power module semiconductor device according to claim 1, wherein the upper surface plate electrode portion is disposed so as to not cover bonding wires extended from the semiconductor chip.
- **5**. The power module semiconductor device according to claim 1, wherein the insulating substrate is composed of a ceramic substrate.
- **6.** The power module semiconductor device according to claim 1, wherein the power terminal is disposed in a parallel direction with the main surface of the resin layer from a side surface of the resin layer.
- 7. The power module semiconductor device according to claim 1, wherein the negative side power input terminal is connected to a source pad electrode of the semiconductor chip, and the output terminal is connected to a drain electrode pattern of the semiconductor chip.
- **8.** The power module semiconductor device according to claim 1, wherein the ceramic substrate is Al.sub.2O.sub.3, AlN, SiN, AlSiC, or SiC of which at least the surface is insulation.
- **9.** The power module semiconductor device according to claim 1, wherein the semiconductor chip is a power device of any one of a SiC based power device, a GaN based power device or an AlN based power device.
- **10**. The power module semiconductor device according to claim 1, wherein the pillar electrode portion and the pillar connection electrode are formed of CuMo or Cu.
- **11**. The power module semiconductor device according to claim 1, wherein the upper surface plate electrode portion is formed of CuMo or Cu.
- **12**. The power module semiconductor device according to claim 1, wherein the resin layer is formed of a transfermold resin, an epoxy based resin, or a silicone based resin.