# US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

Inventor(s)

Schellhammer; Scott D. et al.

# Discontinuous patterned bonds for semiconductor devices and associated systems and methods

### Abstract

Discontinuous bonds for semiconductor devices are disclosed herein. A device in accordance with a particular embodiment includes a first substrate and a second substrate, with at least one of the first substrate and the second substrate having a plurality of solid-state transducers. The second substrate can include a plurality of projections and a plurality of intermediate regions and can be bonded to the first substrate with a discontinuous bond. Individual solid-state transducers can be disposed at least partially within corresponding intermediate regions and the discontinuous bond can include bonding material bonding the individual solid-state transducers to blind ends of corresponding intermediate regions. Associated methods and systems of discontinuous bonds for semiconductor devices are disclosed herein.

Inventors: Schellhammer; Scott D. (Meridian, ID), Odnoblyudov; Vladimir (Eagle, ID),

Frei; Jeremy S. (Boise, ID)

**Applicant: Micron Technology, Inc.** (Boise, ID)

Family ID: 1000008764886

Assignee: Micron Technology, Inc. (Boise, ID)

Appl. No.: 18/439441

Filed: February 12, 2024

## **Prior Publication Data**

**Document Identifier**US 20240186298 A1
Publication Date
Jun. 06, 2024

# **Related U.S. Application Data**

continuation parent-doc US 17570973 20220107 US 11901342 child-doc US 18439441 continuation parent-doc US 16273579 20190212 US 11222874 20220111 child-doc US 17570973 continuation parent-doc US 15159237 20160519 US 10242970 20190326 child-doc US 16273579 continuation parent-doc US 14738663 20150612 US 9362259 20160607 child-doc US 15159237 continuation parent-doc US 14305387 20140616 US 9059380 20150616 child-doc US 14738663 division parent-doc US 13220462 20110829 US 8754424 20140617 child-doc US 14305387

### **Publication Classification**

Int. Cl.: H01L25/075 (20060101); H01L21/18 (20060101); H01L21/20 (20060101); H01L21/447 (20060101); H01L23/00 (20060101); H01L23/495 (20060101); H10H20/01 (20250101); H10H20/85 (20250101); H10H20/857 (20250101)

### **U.S. Cl.:**

CPC H01L25/0753 (20130101); H01L21/187 (20130101); H01L21/2007 (20130101); H01L21/447 (20130101); H01L23/49513 (20130101); H01L24/04 (20130101); H01L24/06 (20130101); H01L24/83 (20130101); H01L24/94 (20130101); H01L24/97 (20130101); H10H20/01 (20250101); H10H20/0133 (20250101); H10H20/018 (20250101); H10H20/8506 (20250101); H10H20/857 (20250101); H01L24/32 (20130101); H01L2224/32225 (20130101); H01L2224/32245 (20130101); H01L2224/83001 (20130101); H01L2224/83005 (20130101); H01L2224/83121 (20130101); H01L2224/8314 (20130101); H01L2224/83193 (20130101); H01L2924/12041 (20130101); H01L2924/12042 (20130101); H01L2924/12041 (20130101); H01L2924/00 (20130101); H01L2924/12042 (20130101); H01L2924/00

### **Field of Classification Search**

(20130101)

CPC: H01L (25/0753); H01L (21/187); H01L (21/2007); H01L (21/447); H01L (24/04); H01L (23/49513); H01L (24/06); H01L (24/83); H01L (24/94); H01L (24/97); H01L (33/0066); H01L (33/0093); H01L (33/0095); H01L (33/486); H01L (24/32); H01L (33/62); H01L (2224/32225); H01L (2224/32245); H01L (2224/83001); H01L (2224/83005); H01L (2224/83121); H01L (2224/8314); H01L (2224/83193); H01L (2924/12041); H01L (2924/12042)

# **References Cited**

### **U.S. PATENT DOCUMENTS**

Patent No.	<b>Issued Date</b>	Patentee Name	U.S. Cl.	CPC
5545291	12/1995	Smith	257/E21.705	H01L 23/13
5622305	12/1996	Bacon	228/123.1	B23K 35/001
5814885	12/1997	Pogge et al.	N/A	N/A
6448109	12/2001	Karpman	N/A	N/A
6864570	12/2004	Smith	N/A	N/A
7018575	12/2005	Brewer et al.	N/A	N/A

7018867	12/2005	Gracias	N/A	N/A		
7285858	12/2006	Tsuchiya et al.	N/A	N/A		
7542301	12/2008	Liong et al.	N/A	N/A		
7829909	12/2009	Yoo	N/A	N/A		
8367523	12/2012	Sugizaki et al.	N/A	N/A		
8754424	12/2013	Schellhammer et al.	N/A	N/A		
9059380	12/2014	Schellhammer et al.	N/A	N/A		
9362259	12/2015	Schellhammer et al.	N/A	N/A		
10242970	12/2018	Schellhammer et al.	N/A	N/A		
10672748	12/2019	Parvarandeh	N/A	N/A		
2003/0096640	12/2002	Bae et al.	N/A	N/A		
2004/0157407	12/2003	Tong et al.	N/A	N/A		
2005/0173711	12/2004	Patel et al.	N/A	N/A		
2007/0210702	12/2006	Nakamura	N/A	N/A		
2008/0179611	12/2007	Chitnis et al.	N/A	N/A		
2009/0166651	12/2008	Beckers	N/A	N/A		
2009/0224272	12/2008	Yu et al.	N/A	N/A		
2009/0267085	12/2008	Lee et al.	N/A	N/A		
2010/0032701	12/2009	Fudeta et al.	N/A	N/A		
2010/0096640	12/2009	Kim et al.	N/A	N/A		
2010/0244071	12/2009	Wada et al.	N/A	N/A		
2010/0289046	12/2009	Idei et al.	N/A	N/A		
2011/0001120	12/2010	Jiang et al.	N/A	N/A		
2011/0003410	12/2010	Tsay et al.	N/A	N/A		
2011/0193105	12/2010	Lerman et al.	N/A	N/A		
2013/0049016	12/2012	Schellhammer et al.	N/A	N/A		
2014/0295594	12/2013	Schellhammer et al.	N/A	N/A		
2015/0357314	12/2014	Schellhammer et al.	N/A	N/A		
2016/0336302	12/2015	Schellhammer et al.	N/A	N/A		
2019/0189597	12/2018	Schellhammer et al.	N/A	N/A		
2022/0130807	12/2021	Schellhammer et al.	N/A	N/A		
FOREIGN PATENT DOCUMENTS						

# FOREIGN PATENT DOCUMENTS Application

Patent No.	Application Date	Country	CPC
11186670	12/1998	JP	N/A
2005150386	12/2004	JP	N/A
2007095413	12/2006	JP	N/A
2007095414	12/2006	JP	N/A
2011071273	12/2010	JP	N/A

2010020066	12/2009	WO	N/A
2010020071	12/2009	WO	N/A

#### OTHER PUBLICATIONS

Office Action issued Nov. 18, 2014 in Taiwan Application No. 101130522, 16 pages. cited by applicant

European Search Report mailed Jan. 18, 2017 in European Application No. 12827286.1, 6 pages. cited by applicant

Extended European Search Report mailed Mar. 12, 2015 in European Application No. 12827286.1, 7 pages. cited by applicant

International Search Report and Written Opinion issued Feb. 28, 2013 in International Application No. PCT/US2012/050768, 11 pages. cited by applicant

Office Action mailed Jan. 28, 2015 in Korean Patent Application No. 10-2014-7008174, 10 pages. cited by applicant

Office Action mailed Oct. 27, 2015 in Korea Application No. 10-2014-7008174, 12 pages. cited by applicant

Office Action mailed Sep. 6, 2015 in China Application No. 201280042112.2, 10 pages. cited by applicant

Primary Examiner: Abdelaziez; Yasser A

Attorney, Agent or Firm: Dorsey & Whitney LLP

# **Background/Summary**

CROSS-REFERENCE TO RELATED APPLICATION (1) This application is a continuation of U.S. application Ser. No. 17/570,973, filed Jan. 7, 2022; which is a continuation of U.S. application Ser. No. 16/273,579, filed Feb. 12, 2019, now U.S. Pat. No. 11,222,874; which is a continuation of U.S. application Ser. No. 15/159,237, filed May 19, 2016, now U.S. Pat. No. 10,242,970; which is a continuation of U.S. application Ser. No. 14/738,663, filed Jun. 12, 2015, now U.S. Pat. No. 9,362,259; which is a continuation of U.S. application Ser. No. 14/305,387, filed Jun. 16, 2014, now U.S. Pat. No. 9,059,380; which is a divisional of U.S. application Ser. No. 13/220,462, filed Aug. 29, 2011, now U.S. Pat. No. 8,754,424; each of which is incorporated herein by reference.

### **TECHNICAL FIELD**

(1) The present technology is directed generally to discontinuous bonds for semiconductor devices, and associated systems and methods. Discontinuous bonds in accordance with the present technology are suitable for solid-state transducers, including light-emitting diodes.

### BACKGROUND

- (2) Solid state transducer devices include light-emitting diodes ("LEDs"), organic light emitting diodes ("OLEDs"), and polymer light-emitting diodes ("PLEDS"). The energy efficiency and small size of solid state transducer devices has led to the proliferation of these devices in a multitude of products. Televisions, computer monitors, mobile phones, digital cameras, and other electronic devices utilize LEDs for image generation, object illumination (e.g., camera flashes) and/or backlighting. LEDs are also used for signage, indoor and outdoor lighting, traffic lights, and other types of illumination. Improved fabrication techniques for these semiconductor devices have both lowered device cost and increased device efficiency.
- (3) Manufacturing processes for solid-state transducer devices and other semiconductor devices often include the use of multiple substrates. In one conventional method, semiconductor fabrication

techniques are used to construct LEDs on a device substrate. A bonding material is then used to bond the device substrate to a carrier substrate, with the LEDs sandwiched therebetween. The device substrate can then be removed and the carrier substrate with the attached LEDs can be further processed to singulate individual LEDs.

(4) Although this fabrication method can yield reasonable results, the bonding process can produce significant stresses on the substrates and the attached LEDs. These stresses can flex and bow the substrates causing, warping, delamination or other separations, and/or can lead to misalignments during the singulation process. Additionally, singulating the LEDs through both the bonding material and the substrate can create significant stresses and complicate the singulation process. Accordingly, there is a need for a solid-state transducer device and a method of fabrication that can avoid these limitations.

# **Description**

#### BRIEF DESCRIPTION OF THE DRAWINGS

- (1) FIG. **1** is a partially schematic, cross-sectional diagram of a portion of a device assembly configured in accordance with an embodiment of the present technology.
- (2) FIG. **2** is a partially schematic, cross-sectional diagram of a portion of a carrier assembly configured in accordance with an embodiment of the present technology.
- (3) FIG. **3** is a partially schematic, cross-sectional diagram of the device assembly of FIG. **1** having a pattern in accordance with an embodiment of the present technology.
- (4) FIG. **4** is a partially schematic, top plan view of the device assembly of FIG. **3**.
- (5) FIG. **5** is a partially schematic, cross-sectional diagram of a patterned carrier assembly configured in accordance with an embodiment of the present technology.
- (6) FIG. **6** is a partially schematic, top plan view of the carrier assembly of FIG. **5**.
- (7) FIG. **7** is a partially schematic, cross-sectional diagram of the device assembly and the carrier assembly of FIGS. **3** and **5** positioned in alignment prior to bonding.
- (8) FIG. **8** is a partially schematic, cross-sectional diagram of a bonded assembly configured in accordance with an embodiment of the present technology.
- (9) FIG. **9**A is a partially schematic, cross-sectional diagram of the bonded assembly of FIG. **8** after the device substrate has been removed in accordance with an embodiment of the present technology.
- (10) FIG. **9**B is a partially schematic, cross-sectional diagram of the bonded assembly of FIG. **9**A subsequent to dicing.
- (11) FIGS. **9**C and **9**D are partially schematic overhead and bottom isometric views, respectively, of a semiconductor device configured in accordance with an embodiment of the present technology.
- (12) FIG. **10** is a partially schematic, cross-sectional diagram of a device assembly and a carrier assembly prior to formation of a bonded assembly in accordance with an embodiment of the present technology.
- (13) FIG. **11** is a partially schematic, cross-sectional diagram of a bonded assembly configured in accordance with an embodiment of the present technology.
- (14) FIG. **12** is a partially schematic, cross-sectional diagram of a device assembly and a carrier assembly prior to formation of a bonded assembly in accordance with another embodiment of the present technology.
- (15) FIG. **13** is a partially schematic, cross-sectional diagram of a bonded assembly configured in accordance with an embodiment of the present technology.

### **DETAILED DESCRIPTION**

(16) Specific details of several embodiments of wafer-level assemblies for semiconductor devices and associated systems and methods are described below. The embodiments below include solid-

state transducers ("SSTs"). However, other embodiments of the presently disclosed technology may include other semiconductor devices, such as photocells, diodes, transistors, integrated circuits, etc. The term "SST" generally refers to solid-state devices that include a semiconductor material as the active medium to convert electrical energy into electromagnetic radiation in the visible, ultraviolet, infrared, and/or other spectra. For example, SST devices include solid-state light emitters (e.g., LEDs, laser diodes, etc.) and/or other sources of emission other than electrical filaments, plasmas, or gases. The term SST can also include solid-state devices that convert electromagnetic radiation into electricity. Additionally, depending upon the context in which it is used, the term "substrate" can refer to a wafer-level substrate or to a singulated device-level substrate. A person skilled in the relevant art will also understand that the technology may have additional embodiments, and that the technology may be practiced without several of the details of the embodiments described below with reference to FIGS. **1-13**.

- (17) FIG. **1** is a partially schematic, cross-sectional diagram of a portion of a wafer-level assembly, or device assembly **100** having a device substrate **102**, a transducer structure **104** and a first bond metal **106** in accordance with an embodiment of the present technology. FIG. **2** is a partially schematic, cross-sectional diagram of a portion of a wafer-level assembly, or carrier assembly 200, having a carrier substrate **208** and a second bond metal **206** in accordance with an embodiment of the present technology. The wafer-level assemblies of FIGS. 1 and 2 may be constructed using various semiconductor fabrication techniques. The device substrate **102** and the carrier substrate **208**, for example, can be made from silicon, polycrystalline aluminum nitride, sapphire, and/or other suitable materials including both metals and non-metals. Additionally, the device substrate **102** and/or the carrier substrate **208** may be a composite substrate or an engineered substrate. In such embodiments, the engineered substrate may include two or more materials bonded together, and/or materials chosen or engineered to improve fabrication or assembly of the device assembly **100** or carrier assembly **200**. The transducer structure **104** can be formed via a variety of processes, including metal organic chemical vapor deposition ("MOCVD"), molecular beam epitaxy ("MBE"), liquid phase epitaxy ("LPE"), and/or hydride vapor phase epitaxy ("HVPE"). In other embodiments, at least a portion of the transducer structure **104** may be formed using other suitable techniques, e.g., epitaxial growth techniques. The first bond metal **106** and the second bond metal **206** of FIGS. **1** and **2** may be composed of any of a variety of suitable metals including copper, aluminum, gold, tin, nickel, palladium, indium, and/or various alloys including combinations of these and/or other metals. In some embodiments, the first bond metal **106** and the second bond metal **206** may be composed of the same metal or alloy. In other embodiments, the first bond metal **106** and the second bond metal **206** may be composed of different metals or alloys. Furthermore, in yet other embodiments, a bonding material other than a metal may be used in place of the bond metals 106 and 206. Various semiconductor adhesives, for example, may be used as a bonding material.
- (18) FIG. **3** is a partially schematic, cross-sectional diagram of the device assembly **100** of FIG. **1** after having been patterned in accordance with an embodiment of the present technology. In the illustrated embodiment, the pattern formed in the device assembly **100** includes a plurality of trenches **310** formed by removing sections of the first bond metal **106** and the transducer structure **104**. FIG. **4** is a partially schematic, top plan view of the device assembly **100** of FIG. **3**. Referring to FIGS. **3** and **4** together, the trenches **310** can form a grid that separates the transducer structure **104** into a plurality of solid-state transducers ("SSTs") **312**. The pattern of the trenches **310** and the SSTs **312** is shaped similarly to an inverted waffle shape, with sections or segments of the trenches **310** surrounding each of the SSTs **312**. The trenches **310** can be formed by positioning a mask (not shown) over the areas above the SSTs **312** and etching (e.g., wet etching, dry etching, etc.) the exposed sections of the first bond metal **106** and the transducer structure **104**. In other embodiments, the trenches **310** can be formed using other suitable semiconductor fabrication techniques.

- (19) FIG. **5** is a partially schematic, cross-sectional diagram of a patterned carrier assembly **500** having a pattern in accordance with an embodiment of the present technology. In the illustrated embodiment, the pattern in the carrier assembly **500** includes a plurality of intermediate regions (e.g. recesses **514**) separated by raised portions or projections **516**. FIG. **6** is a partially schematic, top plan view of the carrier assembly 500 of FIG. 5. Referring to FIGS. 5 and 6 together, the recesses **514** and the projections **516** form a waffle pattern with the projections **516** surrounding individual recesses **514** on all sides. As will be described in further detail below, the projections **516** can form dicing streets **617** that can be used to singulate the SSTs **312**. In some embodiments, the recesses **514** can be configured to have a depth of from about 5 to about 15 microns. In other embodiments, the depth of the recesses **514** may be smaller or larger than depths included in this range. The recesses **514** can be formed in a manner similar to that used to form the trenches **310** in the device assembly **100**. A mask (not shown), for example, can be used to cover the projections **516** of the carrier substrate **208**, and exposed sections of the carrier substrate **208** can be etched to form the recesses **514**. The recesses **514** can include blind ends **515** at least partially defined by the remaining carrier substrate **208** and/or the second bond metal **206** disposed in the recesses **514** to facilitate bonding with the device assembly **100**.
- (20) FIG. 7 is a partially schematic, cross-sectional diagram of the device assembly 100 of FIGS. 3 and 4 and the carrier assembly 500 of FIGS. 5 and 6 in alignment prior to bonding. In the illustrated embodiment, the inverted waffle pattern of the device assembly 100 is aligned with the waffle pattern of the carrier assembly 500, prior to bonding. In particular, the projections 516 of the carrier assembly 500 are aligned to be inserted into the trenches 310, while the SSTs 312 with attached sections of the first bond metal 106 are aligned to be inserted into the recesses 514. Optical alignment techniques and/or other semiconductor fabrication techniques can be used to align the device assembly 100 to the carrier assembly 500 in two orthogonal directions, and can be used to position the device assembly 100 and the carrier assembly 500 in parallel planes to facilitate consistent bonds between these assemblies. Additionally, the patterns of the assemblies described herein are created with suitable fabrication tolerances to allow for the assemblies to be mated. For example, the projections 516 may be slightly narrower than the trenches 310 to avoid an interference between these components.
- (21) FIG. 8 is a partially schematic, cross-sectional diagram of a bonded assembly 800, including the device assembly **100** and the carrier assembly **500** of FIG. **7**, configured in accordance with an embodiment of the present technology. Referring to FIGS. 7 and 8 together, the bonded assembly **800** can be formed by bringing the device assembly **100** and the carrier assembly **500** together after alignment. When the device assembly **100** and the carrier assembly **500** are brought fully together to create the bonded assembly 800, the individual SSTs 312 of the device assembly 100 are contained at least partially within the individual recesses **514** of the carrier assembly **500**. The first bond metal **106** of the device assembly **100** and the second bond metal **206** of the carrier assembly **500** combine to form a bond metal structure **818**, which bonds the SST's **312** to the recesses **514**. The bond metal structure **818** may be formed in a high temperature and pressure environment to facilitate bonding. The resulting bonded assembly **800** includes a discontinuous bond **820** composed of individual bond sections or segments **821** between the SSTs **312** and the bond metal structure **818** in the recesses **514**. In particular embodiments, the projections **516** of the carrier assembly **500** that separate the recesses **514** are not bonded to the device assembly **100**, and each individual projection **516** represents a discontinuity between the segments **821** of the discontinuous bond **820**.
- (22) FIG. **9**A is a partially schematic, cross-sectional diagram of the bonded assembly **800** shown in FIG. **8** after the device substrate **102** (not shown in FIG. **9**A) has been removed in accordance with an embodiment of the present technology. The device substrate **102** may be removed by various semiconductor fabrication techniques including backgrinding, etching, chemical-mechanical planarization and/or other suitable removal methods. After the device substrate **102** has

been removed, the bonded assembly **800** includes individual SSTs **312** separated by projections **516**. The projections **516** run across the bonded assembly **800**, as shown in the overhead view of the carrier assembly **500** in FIG. **6**, to form the dicing streets **617**. A dicing saw or other singulation tool (not shown in FIG. **9**A) is then used to cut through the carrier substrate **208** along the dicing streets **617** to singulate the SSTs **312**. Dicing the bonded assembly along the streets **617** does not require the saw to singulate through more than one material, e.g., the saw need only cut through the carrier substrate **208**. Dicing through a single material can reduce the stresses on the bonded assembly 800 and can limit the potential for misalignments and defects caused by the singulation process. Additionally, the present technology further reduce stresses on the bonded assembly 800 by reducing or eliminating the need to singulate through a high stress bonding material. (23) FIG. **9**B is a partially schematic, cross-sectional diagram of the bonded assembly **800** of FIG. **8** subsequent to dicing along lines A and B of FIG. **9**A. As discussed above, a dicing saw can dice along the streets **617** (e.g., along lines A and B) to singulate individual SSTs. In the illustrated embodiment, the bonded assembly 800 has been diced along lines A and B (and along dicing streets **617** perpendicular to lines A and B) to singulate a semiconductor device **902** having an individual SST **312** configured in accordance with an embodiment of the present technology. (24) FIGS. 9C and 9D are partially schematic overhead and bottom isometric views, respectively, of the semiconductor device **902**. Referring to FIGS. **9**C and **9**D, the semiconductor device **902**. includes six sides **904** (identified individually as a first side **904***a* through a sixth side **904***f*). (25) FIG. **10** is a partially schematic, cross-sectional diagram of the device assembly **100** of FIG. **1** and a carrier assembly 1000 in alignment prior to bonding in accordance with an embodiment of the present technology. Similar to the carrier assembly **500** of FIGS. **5** and **6**, the carrier assembly **1000** includes a plurality of recesses **1014** separated by streets or projections **1016**. The recesses **1014** and the projections **1016** form a waffle pattern with the projections **1016** surrounding individual recesses **1014** on all sides. In the illustrated embodiment, the recesses **1014** in the carrier assembly **1000** may be substantially filled with the second bond metal **206** to facilitate bonding with the device assembly **100**.

- (26) FIG. 11 is a partially schematic, cross-sectional diagram of a bonded assembly 1100 including the device assembly 100 and the carrier assembly 1000 of FIG. 10 configured in accordance with an embodiment of the present technology. Referring to FIGS. 10 and 11 together, after alignment, the device assembly 100 is brought together with and bonded to the carrier assembly 1000. The resulting bonded assembly 1100 includes a bond metal structure 1018 that is formed from the first bond metal 106 of the device assembly 100 and the second bond metal 206 of the carrier assembly 1000. The bond metal structure 1018 bonds the transducer structure 104 of the device assembly 100 to the carrier substrate 208 with a discontinuous bond 1120. The discontinuous bond 1120 includes bond segments 1121 between the transducer structure 104 and the recesses 1014. The projections 1016 of the carrier assembly 1000 are not bonded to the device assembly 100. Accordingly, each individual projection 1016 represents a discontinuity between the bond segments 1121 of the discontinuous bond 1120.
- (27) FIG. **12** is a partially schematic, cross-sectional diagram of the device assembly **100** of FIGS. **3** and **4** and the carrier assembly **200** of FIG. **2** in alignment prior to bonding. As previously discussed, the trenches **310**, and the SSTs **312** define an inverted waffle shape, with sections of the trenches **310** surrounding each of the SSTs **312**.
- (28) FIG. **13** is a partially schematic, cross-sectional diagram of a bonded assembly **1300** including the device assembly **100** and the carrier assembly **200** of FIG. **12** configured in accordance with an embodiment of the present technology. As shown in FIG. **13**, the device assembly **100** and the carrier assembly **200** can be aligned and brought together to form the bonded assembly **1300**. Bonding the device assembly **100** with the carrier assembly **200** combines the first bond metal **106** with the second bond metal **206** to form a bond metal structure **1318**. Accordingly, the SSTs **312** of the device assembly **100** are bonded to the carrier assembly **200** with the bond metal structure

- **1318**. In the illustrated bonded assembly **1300**, the trenches **310** (or at least portions of the trenches **310**) remain open, forming a void or gap. The bonded assembly **1300** thereby includes a discontinuous bond **1320** composed of bond segments **1321** between the SSTs **312** and the carrier assembly **200**. The trenches **310** that separate the SSTs **312** represent a discontinuity between the bond segments **1321** of the discontinuous bond **1320**.
- (29) Conventional semiconductor fabrication techniques typically produce significant stresses across wafers that can cause the wafers to bow or warp. This in turn can cause the wafer components to separate and/or become misaligned, potentially creating immediate or delayed defects in the components. These negative effects can be especially pronounced in larger wafers in which stresses can build up over larger distances. In contrast to the foregoing conventional techniques, the discontinuous bonds of the present disclosure decrease the mechanical stress across the bonded assemblies. As discussed above, in the bonded assembly **800**, for example, the projections **516** of the carrier assembly **500** are not bonded to the device assembly **100**, and the projections 516 represent discontinuities in the discontinuous bond 820. The discontinuities can decrease stress across the bonded assembly 800 and reduce or eliminate bowing and warping. The bonded assemblies **1100** and **1300** include similar stress reducing discontinuous bonds. Accordingly, the bonded assemblies of the present disclosure can be constructed on larger substrates because the lower stresses produce smaller amounts of bowing and warping for a given size substrate. In one embodiment, for example, the bonded assemblies can be constructed on eight inch diameter substrates. These larger wafers produce economics of scale not available with smaller wafers. Although the advantages of the systems and methods of the present technology may be more pronounced with larger diameter substrates, the advantages may also be present in smaller substrates. Accordingly, in other embodiments, the bonded assemblies may be constructed on smaller diameter substrates as well as larger diameter substrates.
- (30) A further advantage of embodiments of the present technology is that the second bond metal **206** can be contained during the fabrication process. The recesses **514**, for example, can contain the second bond metal **206** within the projections **516**. By containing the second bond metal **206** within the recesses **514**, the distribution of the second bond metal **206** can be limited to only areas where it is needed for bonding. Accordingly, the second bond metal **206** can be prevented from migrating to other areas of the carrier assembly **500**, and either interfering with other components (which can cause defects, such as short circuits), or creating waste by migrating to areas not used for bonding. By reducing defects and waste, systems and methods in accordance with embodiments of the present disclosure increase the efficiency and throughput with which SSTs and/or other semiconductor devices are manufactured.
- (31) From the foregoing it will be appreciated that specific embodiments of the disclosed technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the disclosure. For example, carrier assemblies, device assemblies and bonded assemblies disclosed herein can include trenches, patterned recesses, and/or projections with different sizes and/or shapes. Rectangular recesses and SSTs, for example, may be used in some embodiments. Additionally, different materials may be used in place of those described herein, or additional components may be added or removed. For example, a bonding material may be applied to only one of either the carrier assembly or the device assembly prior to bonding. In particular embodiments the trenches surround a single SST. In other embodiments, the smallest region enclosed by the trenches can include multiple SSTs. Such a technique can be used, for example, in instances for which grouping multiple SSTs together without a bond discontinuity does not create an unacceptable warping and/or other effects, and/or instances for which the SSTs remain together as a functional unit after dicing. Moreover, while various advantages and features associated with certain embodiments have been described above in the context of those embodiments, other embodiments may also exhibit such advantages and/or features, and not all embodiments need necessarily exhibit such advantages and/or features to fall within the scope of

the technology. Accordingly, the disclosure and associated technology can encompass other embodiments not expressly shown or described herein.

### **Claims**

- 1. A semiconductor device, comprising: a substrate having a first surface and a second surface opposite the first surface, wherein the second surface includes a recess completely surrounded by a peripheral region of the second surface; a first portion of bonding material directly contacting a bottom surface of the recess; a second portion of bonding material directly contacting the first portion of bonding material and disposed entirely within the recess; and a solid state transducer directly bonded to the second portion of bonding material and disposed within the recess, wherein the second portion of bonding material does not completely cover the first portion of bonding material.
- 2. The semiconductor device of claim 1, wherein the solid state transducer has an upper surface coplanar with the second surface.
- 3. The semiconductor device of claim 1, wherein the recess has a depth from the second surface to the bottom surface of between about 5 microns and about 15 microns.
- 4. The semiconductor device of claim 1, wherein the first bonding material and the second bonding material comprise copper, aluminum, gold, tin, nickel, palladium, indium, and/or an alloy thereof.
- 5. The semiconductor device of claim 1, wherein the first bonding material and the second bonding material have different material compositions.
- 6. The semiconductor device of claim 1, wherein the substrate comprises silicon, polycrystalline aluminum nitride, or sapphire.
- 7. The semiconductor device of claim 1, wherein the first portion of bonding material completely covers the bottom surface of the recess.
- 8. The semiconductor device of claim 1, wherein the solid state transducer has a same footprint as the second portion of bonding material.
- 9. The semiconductor device of claim 1, wherein the solid state transducer and the second portion of bonding material are laterally spaced apart from one or more interior sidewalls of the recess.
- 10. A semiconductor device, comprising: a silicon substrate having a front surface and a back surface opposite the front surface, wherein the front surface includes a recess defined by a bottom surface situated between the front surface and the back surface and by sidewalls surrounding the recess; a first portion of bonding material in direct contact with a bottom surface of the recess; a second portion of bonding material directly contacting the first portion of bonding material and spaced laterally apart from one or more of the sidewalls; and a solid state transducer directly bonded to the second portion of bonding material, the solid state transducer spaced laterally apart from one or more of the sidewalls, wherein the second portion of bonding material has a different footprint than the first portion of bonding material.
- 11. The semiconductor device of claim 10, wherein the solid state transducer has an upper surface coplanar with the front surface.
- 12. The semiconductor device of claim 10, wherein the first bonding material and the second bonding material comprise copper, aluminum, gold, tin, nickel, palladium, indium, and/or an alloy thereof.
- 13. The semiconductor device of claim 10, wherein the substrate comprises silicon, polycrystalline aluminum nitride, or sapphire.
- 14. The semiconductor device of claim 10, wherein the first portion of bonding material completely covers the bottom surface of the recess.
- 15. The semiconductor device of claim 10, wherein the solid state transducer has a same footprint as the second portion of bonding material.
- 16. A semiconductor device, comprising: a silicon substrate having a front surface and a back

surface opposite the front surface, wherein the front surface includes a recess defined by a bottom surface situated between the front surface and the back surface and by sidewalls surrounding the recess; a first portion of bonding material directly contacting a bottom surface of the recess; a second portion of bonding material directly contacting the first portion of bonding material and not in contact with any of the sidewalls; and a solid state transducer directly bonded to the second portion of bonding material and not in contact with any of the sidewalls, wherein the second portion of bonding material has a different footprint than the first portion of bonding material.

17. The semiconductor device of claim 16, wherein the solid state transducer has an upper surface coplanar with the front surface.

18. The semiconductor device of claim 16, wherein the first portion of bonding material and the second portion of bonding material each comprise copper, aluminum, gold, tin, nickel, palladium, indium, and/or an alloy thereof.