

# US Patent & Trademark Office

## Patent Public Search | Text View

---

United States Patent Application Publication

20250261358

Kind Code

A1

Publication Date

August 14, 2025

Inventor(s)

KUAN; SHIH-FAN et al.

---

### METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING 3D MEMORY STRUCTURE

---

#### Abstract

A semiconductor device and a method of manufacturing the same are provided. The semiconductor device includes a substrate, a word line, a first capacitor, a second capacitor, a first bit line and a second bit line. The word line is disposed on the substrate and extends along a first direction. The first capacitor extends along a second direction different from the first direction and is located at a first level. The second capacitor extends along the second direction and is located at a second level different from the first level. The first bit line is electrically connected to the first capacitor and the word line. The second bit line is electrically connected to the second capacitor and the word line.

---

**Inventors:** KUAN; SHIH-FAN (TAOYUAN CITY, TW), FAN; HSU-CHENG (TAOYUAN CITY, TW), WANG; JIANN-JONG (NEW TAIPEI CITY, TW), LIN; CHUNG-HSIN (NEW TAIPEI CITY, TW), LIN; YU-TING (NEW TAIPEI CITY, TW)

**Applicant:** NANYA TECHNOLOGY CORPORATION (NEW TAIPEI CITY, TW)

**Family ID:** 90573940

**Appl. No.:** 19/172920

**Filed:** April 08, 2025

#### Related U.S. Application Data

parent US continuation 17963462 20221011 PENDING child US 19172920

---

#### Publication Classification

**Int. Cl.:** H10B12/00 (20230101)

**U.S. Cl.:**

## Background/Summary

CROSS-REFERENCE TO RELATED APPLICATION [0001] This application is a continuation application of U.S. Non-Provisional application Ser. No. 17/963,462 filed Oct. 11, 2022, which is incorporated herein by reference in its entirety.

### TECHNICAL FIELD

[0002] The present disclosure relates to a semiconductor device and a method of manufacturing the same, and in particular to a semiconductor device including a three-dimensional memory structure.

### DISCUSSION OF THE BACKGROUND

[0003] With the rapid growth of the electronics industry, the development of integrated circuits (ICs) has achieved high performance and miniaturization. Technological advances in IC materials and design have produced generations of ICs where each generation has smaller and more complex circuits than the previous generation.

[0004] A Dynamic Random Access Memory (DRAM) device is a type of random access memory that stores each bit of data in a separate capacitor within an integrated circuit. Typically, a DRAM is arranged in a square array of one capacitor and transistor per cell. A vertical transistor has been developed for the 4F<sub>sup</sub>.2 DRAM cell, in which F represents the photolithographic minimum feature width or critical dimension (CD). However, recently, DRAM manufacturers are facing significant challenges in minimizing memory cell area as word line spacing continues to be reduced.

[0005] This Discussion of the Background section is provided for background information only. The statements in this Discussion of the Background are not an admission that the subject matter disclosed herein constitutes prior art with respect to the present disclosure, and no part of this Discussion of the Background may be used as an admission that any part of this application constitutes prior art with respect to the present disclosure.

### SUMMARY

[0006] One aspect of the present disclosure provides a semiconductor device. The semiconductor device includes a substrate, a word line, a first capacitor, a second capacitor, a first bit line and a second bit line. The word line is disposed on the substrate and extends along a first direction. The first capacitor extends along a second direction different from the first direction and is located at a first level. The second capacitor extends along the second direction and is located at a second level different from the first level. The first bit line is electrically connected to the first capacitor and the word line. The second bit line is electrically connected to the second capacitor and the word line.

[0007] Another aspect of the present disclosure provides a semiconductor device. The semiconductor device includes a substrate, a first word line, a second word line, a first capacitor, a second capacitor, and a supporting layer. The first word line is disposed on the substrate and extends along a first direction. The second word line is disposed on the substrate and extends along the first direction. The first capacitor is electrically connected to the first word line and extends along a second direction different from the first direction. The first capacitor is located at a first level. The second capacitor is electrically connected to the second word line and extends along the second direction. The second capacitor is located at the first level. The supporting layer extends along a third direction different from the first direction and the second direction. The supporting layer extends across the first capacitor and the second capacitor.

[0008] Another aspect of the present disclosure provides a method for manufacturing a

semiconductor device. The method includes providing a substrate. The method also includes forming a word line disposed on the substrate. The word line extends along a first direction. The method further includes forming a first capacitor. The first capacitor extends along a second direction different from the first direction and located at a first level. In addition, the method includes forming a second capacitor. The second capacitor extends along the second direction and located at a second level different from the first level. The method also includes forming a first bit line electrically connected to the first capacitor and the word line. The method further includes forming a second bit line electrically connected to the second capacitor and the word line.

[0009] The embodiments of the present disclosure provide a semiconductor device. The semiconductor device may define a three-dimensional memory device. For example, the capacitors and the word lines may be arranged horizontally, which reduces the overall thickness of the semiconductor device. Further, the semiconductor device may include supporting layers. The supporting layers may be configured to reinforce the intermediate structure during manufacturing processes. The supporting layers may be configured to increase the length of the first electrode of the capacitor and prevent the first electrode from collapsing, which may increase the number of capacitors.

[0010] The foregoing has outlined rather broadly the features and technical advantages of the present disclosure so that the detailed description of the disclosure that follows may be better understood. Additional features and advantages of the disclosure will be described hereinafter, and form the subject of the claims of the disclosure. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the disclosure as set forth in the appended claims.

---

## Description

### BRIEF DESCRIPTION OF THE DRAWINGS

[0011] A more complete understanding of the present disclosure may be derived by referring to the detailed description and claims when considered in connection with the Figures, where like reference numbers refer to similar elements throughout the Figures, and:

[0012] FIG. 1A is a perspective view of a semiconductor device, in accordance with some embodiments of the present disclosure.

[0013] FIG. 1B is a cross-section along line A-A' of the semiconductor device as shown in FIG. 1A, in accordance with some embodiments of the present disclosure.

[0014] FIG. 1C is a cross-section along line B-B' of the semiconductor device as shown in FIG. 1A, in accordance with some embodiments of the present disclosure.

[0015] FIG. 2 is a flowchart illustrating a method of manufacturing a semiconductor device, in accordance with some embodiments of the present disclosure

[0016] FIG. 3A and FIG. 3B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure.

[0017] FIG. 4A and FIG. 4B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure.

[0018] FIG. 5A and FIG. 5B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure.

[0019] FIG. 6A and FIG. 6B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure.

[0020] FIG. 7A and FIG. 7B illustrate one or more stages of an exemplary method for

[illegible]

manufacturing a semiconductor device according to some embodiments of the present disclosure. [0046] FIG. 33A and FIG. 33B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0047] FIG. 34A and FIG. 34B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0048] FIG. 35A and FIG. 35B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0049] FIG. 36A and FIG. 36B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0050] FIG. 37A and FIG. 37B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0051] FIG. 38A and FIG. 38B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0052] FIG. 39A and FIG. 39B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0053] FIG. 40A and FIG. 40B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0054] FIG. 41A and FIG. 41B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0055] FIG. 42A and FIG. 42B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0056] FIG. 43A and FIG. 43B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0057] FIG. 44A and FIG. 44B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0058] FIG. 45A and FIG. 45B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0059] FIG. 46A and FIG. 46B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0060] FIG. 47A and FIG. 47B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0061] FIG. 48A and FIG. 48B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0062] FIG. 49A and FIG. 49B illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0063] FIG. 50A, FIG. 50B and FIG. 50C illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0064] FIG. 51A, FIG. 51B and FIG. 51C illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0065] FIG. 52A, FIG. 52B and FIG. 52C illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure. [0066] FIG. 53A, FIG. 53B and FIG. 53C illustrate one or more stages of an exemplary method for manufacturing a semiconductor device according to some embodiments of the present disclosure.

#### DETAILED DESCRIPTION

[0067] Embodiments, or examples, of the disclosure illustrated in the drawings are now described using specific language. It shall be understood that no limitation of the scope of the disclosure is hereby intended. Any alteration or modification of the described embodiments, and any further applications of principles described in this document, are to be considered as normally occurring to one of ordinary skill in the art to which the disclosure relates. Reference numerals may be repeated throughout the embodiments, but this does not necessarily mean that feature(s) of one embodiment

apply to another embodiment, even if they share the same reference numeral.

[0068] It shall be understood that when an element is referred to as being “connected to” or “coupled to” another element, the initial element may be directly connected to, or coupled to, another element, or to other intervening elements.

[0069] It shall be understood that, although the terms first, second, third, etc., may be used herein to describe various elements, components, regions, layers or sections, these elements, components, regions, layers or sections are not limited by these terms. Rather, these terms are merely used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present inventive concept.

[0070] The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limited to the present inventive concept. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It shall be further understood that the terms “comprises” and “comprising,” when used in this specification, point out the presence of stated features, integers, steps, operations, elements, or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, or groups thereof.

[0071] It should be noted that the term “about” modifying the quantity of an ingredient, component, or reactant of the present disclosure employed refers to variation in the numerical quantity that may occur, for example, through typical measuring and liquid handling procedures used for making concentrates or solutions. Furthermore, variation may occur from inadvertent error in measuring procedures, differences in the manufacture, source, or purity of the ingredients employed to make the compositions or carry out the methods, and the like. In one aspect, the term “about” means within 10% of the reported numerical value. In another aspect, the term “about” means within 5% of the reported numerical value. In yet another aspect, the term “about” means within 10, 9, 8, 7, 6, 5, 4, 3, 2, or 1% of the reported numerical value.

[0072] Referring to FIG. 1A, FIG. 1A is a perspective view of a semiconductor device **100**, in accordance with some embodiments of the present disclosure. The semiconductor device **100** may be included in a memory device. The memory device may include, for example, a dynamic random access memory (DRAM) device, a one-time programming (OTP) memory device, a static random access memory (SRAM) device, or other suitable memory devices.

[0073] As shown in FIG. 1A, the semiconductor device **100** may include a substrate **110**, isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**, semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**, word lines **140-1** and **140-2**, bit lines **150-1**, **150-2**, **150-3**, and **150-4**, capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8**, supporting layers **170-1** and **170-2**, as well as a dielectric layer **180**.

[0074] The substrate **110** may be a semiconductor substrate, such as a bulk semiconductor, a semiconductor-on-insulator (SOI) substrate, or the like. The substrate **110** may include an elementary semiconductor including silicon or germanium in a single crystal form, a polycrystalline form, or an amorphous form; a compound semiconductor material including at least one of silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and indium antimonide; an alloy semiconductor material including at least one of SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and GaInAsP; any other suitable material; or a combination thereof. In some embodiments, the alloy semiconductor substrate may include a SiGe alloy with a gradient Ge feature in which the Si and Ge composition changes from one ratio at one location to another ratio at another location of the gradient SiGe feature. In another embodiment, the SiGe alloy is formed over a silicon substrate. In some embodiments, a SiGe alloy may be mechanically strained by another material in contact with the SiGe alloy. In some embodiments, the substrate **110**

may have a multilayer structure, or the substrate **110** may include a multilayer compound semiconductor structure.

[0075] In some embodiments, the isolation layer **120-1** may be disposed on the substrate **110**. In some embodiments, the isolation layer **120-1** may be in contact with the substrate **110**. The isolation layer **120-2** may be disposed on the isolation layer **120-1**. In some embodiments, the isolation layer **120-2** may be spaced apart from the isolation layer **120-1** by the semiconductor layer **130-1**. The isolation layer **120-3** may be disposed on the isolation layer **120-2**. In some embodiments, the isolation layer **120-3** may be spaced apart from the isolation layer **120-2** by the semiconductor layer **130-2**. The isolation layer **120-4** may be disposed on the isolation layer **120-3**. In some embodiments, the isolation layer **120-4** may be spaced apart from the isolation layer **120-3** by the semiconductor layer **130-3**. The isolation layer **120-5** may be disposed on the isolation layer **120-4**. In some embodiments, the isolation layer **120-5** may be spaced apart from the isolation layer **120-4** by the semiconductor layer **130-4**. In some embodiments, the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** may be stacked along the Z direction. In some embodiments, the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** may be located at different horizontal levels. Each of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** may include a dielectric material, such as silicon oxide (SiO<sub>2</sub>), silicon nitride (Si<sub>3</sub>N<sub>4</sub>), silicon oxynitride (SiON), or other suitable materials.

[0076] In some embodiments, the semiconductor layer **130-1** may be disposed on the substrate **110**. In some embodiments, the semiconductor layer **130-1** may be disposed on the isolation layer **120-1**. In some embodiments, the semiconductor layer **130-1** may be in contact with the isolation layer **120-1**. In some embodiments, the semiconductor layer **130-2** may be disposed on the semiconductor layer **130-1**. In some embodiments, the semiconductor layer **130-2** may be disposed on the isolation layer **120-2**. In some embodiments, the semiconductor layer **130-3** may be disposed on the semiconductor layer **130-2**. In some embodiments, the semiconductor layer **130-3** may be disposed on the isolation layer **120-3**. In some embodiments, the semiconductor layer **130-4** may be disposed on the semiconductor layer **130-3**. In some embodiments, the semiconductor layer **130-4** may be disposed on the isolation layer **120-4**. In some embodiments, the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may be stacked along the Z direction. In some embodiments, each of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may extend along the X direction. In some embodiments, the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may be located at different horizontal levels. In some embodiments, each of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may include a semiconductor material, such as silicon (Si), germanium (Ge), tin (Sn), antimony (Sb) in a single crystal form, a polycrystalline form, or an amorphous form.

[0077] In some embodiments, the word lines **140-1** and **140-2** may be disposed on the substrate **110**. In some embodiments, the word line **140-1** may be disposed between, for example, the bit line **150-1** and the capacitor **160-1**. In some embodiments, the word lines **140-1** and **140-2** may penetrate a portion of the substrate **110**. In some embodiments, the word lines **140-1** and **140-2** may extend along the Z direction. In some embodiments, each of the word lines **140-1** and **140-2** may penetrate the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**. In some embodiments, each of the word lines **140-1** and **140-2** may penetrate the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the word lines **140-1** and **140-2** may be arranged along the Y direction. In some embodiments, each of the word lines **140-1** and **140-2** may include conductive materials, such as tungsten (W), copper (Cu), aluminum (Al), tantalum (Ta), molybdenum (Mo), tantalum nitride (Ta<sub>3</sub>N<sub>5</sub>), titanium, titanium nitride (TiN), the like, and/or a combination thereof.

[0078] In some embodiments, each of the bit lines **150-1**, **150-2**, **150-3**, and **150-4** may be disposed on the isolation layer **120-5**. In some embodiments, each of the bit lines **150-1**, **150-2**, **150-3**, and **150-4** may extend along the Y direction. In some embodiments, each of the bit lines **150-1**, **150-2**, **150-3**, and **150-4** may be arranged along the X direction. In some embodiments, each of the bit

lines **150-1**, **150-2**, **150-3**, and **150-4** may include conductive materials, such as tungsten (W), copper (Cu), aluminum (Al), tantalum (Ta), molybdenum (Mo), tantalum nitride (TaN), titanium, titanium nitride (TiN), the like, and/or a combination thereof.

[0079] In some embodiments, the capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8** may be arranged along the two-dimensional array. In some embodiments, the capacitors **160-1**, **160-2**, **160-3**, and **160-4** may be stacked along the Z direction. In some embodiments, the capacitors **160-1**, **160-2**, **160-3**, and **160-4** may be located at different horizontal levels. In some embodiments, the capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8** may extend along the X direction. In some embodiments, the capacitor **160-1** may be disposed on the substrate **110**. In some embodiments, the capacitor **160-2** may be disposed on the capacitor **160-1**. In some embodiments, the capacitor **160-3** may be disposed on the capacitor **160-2**. In some embodiments, the capacitor **160-4** may be disposed on the capacitor **160-3**. In some embodiments, the capacitors **160-1** and **160-5** may be arranged along the Y direction.

[0080] In some embodiments, each of the capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8** may include a first electrode, a capacitor dielectric, and a second electrode. In some embodiments, each of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may serve as the first electrode. In some embodiments, a capacitor dielectric **162** may serve as the capacitor dielectric. In some embodiments, a conductive layer **164** may serve as the second electrode.

[0081] In some embodiments, the capacitor dielectric **162** may surround the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the capacitor dielectric **162** may have a ring-shaped profile in a cross-sectional view. In some embodiments, the capacitor dielectric **162** may be in contact with the supporting layers **170-1** and **170-2**. In some embodiments, the capacitor dielectric **162** may extend along the X direction. The capacitor dielectric **162** may include a high-k material. The high-k material may include hafnium oxide (HfO<sub>2</sub>), zirconium oxide (ZrO<sub>2</sub>), lanthanum oxide (La<sub>2</sub>O<sub>3</sub>), yttrium oxide (Y<sub>2</sub>O<sub>3</sub>), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), titanium oxide (TiO<sub>2</sub>) or another applicable material. Other suitable materials are within the contemplated scope of this disclosure.

[0082] In some embodiments, the conductive layer **164** may surround the capacitor dielectric **162**. In some embodiments, the conductive layer **164** may surround the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the conductive layer **164** may be spaced apart from the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** by the capacitor dielectric **162**. In some embodiments, the conductive layer **164** may have a ring-shaped profile in a cross-sectional view. In some embodiments, the conductive layer **164** may extend along the X direction. In some embodiments, the material of the conductive layer **164** may be different from that of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the conductive layer **164** may include conductive materials, such as tungsten (W), copper (Cu), aluminum (Al), tantalum (Ta), molybdenum (Mo), tantalum nitride (TaN), titanium, titanium nitride (TiN), the like, and/or a combination thereof.

[0083] In some embodiments, each of the supporting layers **170-1** and **170-2** may extend along the Y direction. In some embodiments, each of the supporting layers **170-1** and **170-2** may be configured to support the capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8**. In some embodiments, each of the supporting layers **170-1** and **170-2** may assist in increasing the length along the X direction of the capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8**. In some embodiments, the supporting layers **170-1** and **170-2** may be arranged along the X direction. In some embodiments, each of the supporting layers **170-1** and **170-2** may continuously extend across, for example, the capacitors **160-2** and **160-6**. In some embodiments, the supporting layer **170-1** may be spaced apart from the supporting layer **170-2** by the capacitor dielectric **162**. In some embodiments, the supporting layer **170-1** may be spaced apart from the supporting layer **170-2** by the conductive layer **164**. In some embodiments, the supporting layer **170-1** may be spaced apart from the supporting layer **170-2** by the dielectric layer **180**. In some embodiments, the



supporting layer **170-1** may be disposed between, for example, the semiconductor layers **130-2** and **130-3**. In some embodiments, the material of the supporting layers **170-1** and **170-2** may be different from that of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**. In some embodiments, each of the supporting layers **170-1** and **170-2** may include silicon nitride (Si.sub.xN.sub.y), silicon oxide (SiO.sub.x), silicon oxynitride (SiON), or other suitable materials. [0084] The dielectric layer **180** may be disposed on the substrate **110**. The dielectric layer **180** may be configured to separate the capacitors **160-1**, **160-2**, **160-3**, **160-4**, **160-5**, **160-6**, **160-7**, and **160-8**. In some embodiments, a portion of the dielectric layer **180** may be surrounded by the capacitor dielectric **162**. In some embodiments, a portion of the dielectric layer **180** may be surrounded by the conductive layer **164**. In some embodiments, a portion of the dielectric layer **180** may be disposed between two of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. The dielectric layer **180** may include silicon oxide (SiO.sub.x), silicon nitride (Si.sub.xN.sub.y), silicon oxynitride (SiON), or other suitable materials.

[0085] Referring to FIG. 1B, FIG. 1B is a cross-section along line A-A' of the semiconductor device **100** as shown in FIG. 1A, in accordance with some embodiments of the present disclosure.

[0086] In some embodiments, the isolation layer **120-1**, the semiconductor layer **130-1**, the isolation layer **120-2**, the semiconductor layer **130-2**, the isolation layer **120-3**, the semiconductor layer **130-3**, the isolation layer **120-4**, the semiconductor layer **130-4**, and the isolation layer **120-5** may be located at horizontal levels E1, E2, E3, E4, E5, E6, E7, E8, and E9, respectively.

[0087] The semiconductor device **100** may further include a gate dielectric **162**. In some embodiments, the gate dielectric **162** may surround the word line **140-2**. In some embodiments, the gate dielectric **162** may separate the word line **140-2** from the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the gate dielectric **162** may penetrate the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the gate dielectric **162** may penetrate the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**. In some embodiments, the gate dielectric **162** may include silicon oxide (SiO.sub.x), silicon nitride (Si.sub.xN.sub.y), silicon oxynitride (SiON), or a combination thereof. In some embodiments, the gate dielectric layer may include dielectric material(s), such as high-k dielectric material. The high-k dielectric material may have a dielectric constant (k value) exceeding 4. The high-k material may include hafnium oxide (HfO.sub.2), zirconium oxide (ZrO.sub.2), lanthanum oxide (La.sub.2O.sub.3), yttrium oxide (Y.sub.2O.sub.3), aluminum oxide (Al.sub.2O.sub.3), titanium oxide (TiO.sub.2) or another applicable material. Other suitable materials are within the contemplated scope of this disclosure.

[0088] The semiconductor layer **130-1** may include a channel layer **131-1**. The semiconductor layer **130-2** may include a channel layer **131-2**. The semiconductor layer **130-3** may include a channel layer **131-3**. The semiconductor layer **130-4** may include a channel layer **131-4**. Each of the channel layers **131-1**, **131-2**, **131-3**, and **131-4** may serve as a channel layer of a transistor. For example, the bit line **150-1**, the channel layer **131-4**, and the word line **140-2** may define a transistor. In some embodiments, each of the channel layers **131-1**, **131-2**, **131-3**, and **131-4** may have different lengths along the X direction. For example, the channel layer **131-2** may have a length L1 along the X direction, the channel layer **131-3** may have a length L2 along the X direction, and the length L1 may be greater than the length L2.

[0089] In some embodiments, each of the isolation layers **120-1**, **120-2**, **120-3**, **120-4** and **120-5** may have different lengths along the X direction. In some embodiments, the isolation layer **120-1** may have a length greater than that of the isolation layer **120-2** along the X direction.

[0090] In some embodiments, the semiconductor device **100** may further include conductive plugs **152-1**, **152-2**, **152-3**, and **152-4**. In some embodiments, each of the conductive plugs **152-1**, **152-2**, **152-3**, and **152-4** may extend along the Y direction. The conductive plugs **152-1**, **152-2**, **152-3**, and **152-4** may include conductive materials, such as tungsten (W), copper (Cu), aluminum (Al), tantalum (Ta), molybdenum (Mo), tantalum nitride (TaN), titanium, titanium nitride (TiN), the like, and/or a combination thereof.

[0091] In some embodiments, the bit line **150-1** may be electrically connected to the channel layer **131-4** through the conductive plug **152-1**. In some embodiments, the bit line **150-2** may be electrically connected to the channel layer **131-3** through the conductive plug **152-2**. In some embodiments, the bit line **150-3** may be electrically connected to the channel layer **131-2** through the conductive plug **152-3**. In some embodiments, the bit line **150-4** may be electrically connected to the channel layer **131-1** through the conductive plug **152-4**. Each of the conductive plugs **152-1**, **152-2**, **152-3**, and **152-4** may have different heights along the Z direction. For example, the conductive plug **152-2** may have a height H1 along the Z direction, the conductive plug **152-3** may have a height H2 along the Z direction, and the height H2 may be greater than the height H1.

[0092] The semiconductor layer **130-1** may include a capacitor portion **133-1**. The semiconductor layer **130-2** may include a capacitor portion **133-2**. The semiconductor layer **130-3** may include a capacitor portion **133-3**. The semiconductor layer **130-4** may include a capacitor portion **133-4**. Each of the capacitor portions **133-1**, **133-2**, **133-3**, and **133-4** may serve as the first electrode of a capacitor (e.g., **160-1**). In some embodiments, the capacitor portion **133-1** may be spaced apart from the channel layer **131-1** by the word line **140-2**. In some embodiments, the capacitor portion **133-1** may be spaced apart from the channel layer **131-1** by the gate dielectric **162**. In some embodiments, the capacitor portion **133-1** may have a length the same as that of the capacitor portion **133-2** along the X direction.

[0093] In some embodiments, the bit line **150-1** may be electrically connected to the capacitor **160-4**. In some embodiments, the bit line **150-2** may be electrically connected to the capacitor **160-3**. In some embodiments, the bit line **150-3** may be electrically connected to the capacitor **160-2**. In some embodiments, the bit line **150-4** may be electrically connected to the capacitor **160-1**.

[0094] In some embodiments, the semiconductor device **100** may further include a dielectric layer **182**. The dielectric layer **182** may cover the dielectric layer **180**. The dielectric layer **182** may cover the capacitors **160-1**, **160-2**, **160-3**, and **160-4**. In some embodiments, the dielectric layer **182** may include silicon nitride (Si.sub.xN.sub.y), silicon oxide (SiO.sub.x), silicon oxynitride (SiON), or other suitable materials.

[0095] In some embodiments, the semiconductor device **100** may further include a dielectric layer **185**. The dielectric layer **185** may cover the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**. In some embodiments, the dielectric layer **185** may include silicon oxide (SiO.sub.x), silicon nitride (Si.sub.xN.sub.y), silicon oxynitride (SiON), or other suitable materials.

[0096] In some embodiments, the word line **140-2** and the capacitors **160-1**, **160-2**, **160-3**, and **160-4** may be arranged horizontally. In some embodiments, the word line **140-2** may overlap the capacitors **160-1**, **160-2**, **160-3**, and **160-4** along the X direction. In some embodiments, each of the bit lines **150-1**, **150-2**, **150-3**, and **150-4** may be located at a horizontal level greater than that of the capacitors **160-1**, **160-2**, **160-3**, and **160-4**. In some embodiments, each of the bit lines **150-1**, **150-2**, **150-3**, and **150-4** may be located at a horizontal level greater than that of the word line **140-2**.

[0097] Referring to FIG. 1C, FIG. 1C is a cross-section along line B-B' of the semiconductor device **100** as shown in FIG. 1A, in accordance with some embodiments of the present disclosure.

[0098] In some embodiments, each of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may include a doped region **132**. In some embodiments, the doped region **132** may have a conductive type different from that of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. For example, the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may have an n type. The doped region **132** may have a p type. In some embodiments, p type dopants include boron (B), other group III elements, or any combination thereof. In some embodiments, n type dopants include arsenic (As), phosphorus (P), other group V elements, or any combination thereof. The doped region **132** may have a dopant concentration greater than that of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the doped region **132** may surround the gate dielectric **162**. In some embodiments, the doped region **132** may surround the word lines **140-1**, **140-2**, **140-3**, and **140-4**. The doped region **132** may serve as, for example, a source/drain feature

of a transistor.

[0099] In embodiments of the present disclosure, the semiconductor device **100** may define a three-dimensional memory device. For example, the capacitors and the word lines may be arranged horizontally, which reduces the overall thickness of the semiconductor device **100**. The supporting layers may be configured to reinforce the intermediate structure during manufacturing processes. The supporting layers may be configured to increase the length of the first electrode of the capacitor and prevent the first electrode from collapsing, which may increase the number of capacitors.

[0100] FIG. **2** is a flowchart illustrating a method **200** of manufacturing a semiconductor device, in accordance with some embodiments of the present disclosure.

[0101] The method **200** begins with operation **202** in which a substrate is provided. Semiconductor layers may be formed on the substrate.

[0102] The method **200** continues with operation **204** in which word lines may be formed.

[0103] The method **200** continues with operation **206** in which semiconductor layers may be patterned to form stepped structures.

[0104] The method **200** continues with operation **208** in which semiconductor layers may be patterned to form island structures.

[0105] The method **200** continues with operation **210** in which supporting layers may be formed to support the semiconductor layers.

[0106] The method **200** continues with operation **212** in which capacitors may be formed.

[0107] The method **200** continues with operation **214** in which bit lines may be formed.

[0108] The method **200** is merely an example, and is not intended to limit the present disclosure beyond what is explicitly recited in the claims. Additional operations can be provided before, during, or after each operation of the method **200**, and some operations described can be replaced, eliminated, or reordered for additional embodiments of the method. In some embodiments, the method **200** can include further operations not depicted in FIG. **2**. In some embodiments, the method **200** can include one or more operations depicted in FIG. **2**.

[0109] FIG. **3A** to FIG. **19A** illustrate one or more stages of an exemplary method for manufacturing a semiconductor device **1a** according to some embodiments of the present disclosure. FIG. **3B** to FIG. **19B** are cross-sectional views along line C-C' of FIG. **3A** to FIG. **19A**, respectively.

[0110] Referring to FIG. **3A** and FIG. **3B**, a substrate **110** may be provided. In some embodiments, isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** as well as semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may be alternatively formed over the substrate **110**. Each of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** as well as the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), low-pressure chemical vapor deposition (LPCVD), plasma-enhanced CVD (PECVD), or other suitable processes. In some embodiments, the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** may include a dielectric material, such as silicon oxide. In some embodiments, the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may include a semiconductor material, such as silicon. The semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may have a first conductive type, such as an n type or a p type.

[0111] Referring to FIG. **4A** and FIG. **4B**, a photoresist layer **191** may be formed on the isolation layer **120-5**. The photoresist layer **191** may include a negative-tone photoresist (or a negative photoresist) or a positive-tone photoresist (or a positive photoresist). The photoresist layer **191** may have an opening **191r**. In some embodiments, the opening **191r** may extend along the Y direction. The opening **191r** may expose portions of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**.

[0112] Referring to FIG. **5A** and FIG. **5B**, an ion-implant technique may be performed. Doped regions **132** may be formed within the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In

some embodiments, the doped region **132** may be formed directly under the opening **191r** of the photoresist layer **191**. The doped regions **132** may have a second conductive type different from the first conductive type and extend along the Y direction.

[0113] Referring to FIG. **6A** and FIG. **6B**, the photoresist layer **191** may be removed.

[0114] Referring to FIG. **7A** and FIG. **7B**, a dielectric layer **182** may be formed on the isolation layer **120-5**. The dielectric layer **182** may include a dielectric material, such as silicon nitride. The dielectric layer **182** may be formed by CVD, ALD, PVD, LPCVD, PECVD, or other suitable processes.

[0115] Referring to FIG. **8A** and FIG. **8B**, a photoresist layer **192** may be formed on the dielectric layer **182**. The photoresist layer **192** may include a negative-tone photoresist or a positive-tone photoresist. The photoresist layer **192** may define a plurality of openings **192r**. Each of the opening **192r** of the photoresist layer **192** may expose a portion of the dielectric layer **182**. In some embodiments, the doped regions **132** may be located under the opening **192r** of the photoresist layer **192**. Each of the openings **192r** may have a circular profile, an elliptical profile, or other suitable profiles.

[0116] Referring to FIG. **9A** and FIG. **9B**, an etching technique may be performed. Portions of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**, the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**, as well as the dielectric layer **182**, exposed by the opening **192r**, may be removed. A plurality of openings **140r** may be formed. Each of the openings **140r** may penetrate the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**, the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**, the dielectric layer **182**, as well as the photoresist layer **192**.

[0117] Referring to FIG. **10A** and FIG. **10B**, the photoresist layer **192** may be removed.

[0118] Referring to FIG. **11A** and FIG. **11B**, a gate dielectric **162** may be formed. In some embodiments, the gate dielectric **162** may be conformally formed within the openings **140r** and over the dielectric layer **182**. The gate dielectric **162** may be formed by, for example, ALD or other suitable processes.

[0119] Referring to FIG. **12A** and FIG. **12B**, a portion of the gate dielectric **162** may be removed. The gate dielectric **162** over the dielectric layer **182** may be removed. The gate dielectric **162** disposed within the bottom of the openings **140r** may be removed. The substrate **110** may be exposed from the openings **140r**.

[0120] Referring to FIG. **13A** and FIG. **13B**, word lines **140-1**, **140-2**, **140-3**, and **140-4** may be formed within the openings **140r**. The word lines **140-1**, **140-2**, **140-3**, and **140-4** may be formed by PVD, CVD, ALD, LPCVD, PECVD, or other suitable processes.

[0121] Referring to FIG. **14A** and FIG. **14B**, a photoresist layer **193** may be formed to cover the dielectric layer **182**. The photoresist layer **193** may include a negative-tone photoresist or a positive-tone photoresist.

[0122] Referring to FIG. **15A** and FIG. **15B**, a portion of the photoresist layer **193** may be removed. The remaining photoresist layer **193** may define an array region (not annotated) of a memory device. A portion of the dielectric layer **182** may be exposed from the photoresist layer **193**.

[0123] Referring to FIG. **16A** and FIG. **16B**, portions of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**, portions of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**, as well as a portion of the dielectric layer **182**, not covered by the photoresist layer **193**, may be removed. Lateral surfaces of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** as well as the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may be exposed.

[0124] Referring to FIG. **17A** and FIG. **17B**, the photoresist layer **193** may be removed.

[0125] Referring to FIG. **18A** and FIG. **18B**, a dielectric layer **184** may be formed. The dielectric layer **184** may be formed on the substrate **110**. The dielectric layer **184** may cover the dielectric layer **182**. The dielectric layer **184** may cover the lateral surfaces of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**, as well as the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**.

The dielectric layer **184** may include a dielectric material, such as silicon oxide. The dielectric layer **184** may be formed by CVD, PVD, ALD, LPCVD, PECVD, or other suitable processes. [0126] Referring to FIG. **19A** and FIG. **19B**, a grinding technique may be performed to remove a portion of the dielectric layer **184**. The grinding technique may include a chemical mechanical polishing (CMP) technique. The upper surface of the dielectric layer **184** may be substantially coplanar with the upper surface of the dielectric layer **182**. The upper surface of the dielectric layer **184** may be substantially coplanar with upper surfaces of the word lines **140-1**, **140-2**, **140-3**, and **140-4**. As a result, the semiconductor device **1a** may be produced.

[0127] FIG. **20A** to FIG. **25A** illustrate one or more stages of an exemplary method for manufacturing a semiconductor device **1b** according to some embodiments of the present disclosure. FIG. **20B** to FIG. **25B** are cross-sectional views along line D-D' of FIG. **20A** to FIG. **25A**, respectively. It should be noted that the angle of vision shown in FIG. **20A** to FIG. **25A** is rotated 180° along the Z direction from the angle of vision shown in FIG. **19**. FIG. **20A** depicts a stage subsequent to that depicted in FIG. **19A**.

[0128] Referring to FIG. **20A** and FIG. **20B**, a photoresist layer **194** may be formed to cover the dielectric layer **184**. The photoresist layer **194** may include a negative-tone photoresist or a positive-tone photoresist.

[0129] Referring to FIG. **21A** and FIG. **21B**, a stair etching technique may be performed. In some embodiments, a reactive ion etching (RIE) technique may be performed. A portion of the photoresist layer **194** may be removed. A portion of the dielectric layer **184** may be exposed. A portion of the dielectric layer **182** may be exposed from the photoresist layer **194**.

[0130] Referring to FIG. **22A** and FIG. **22B**, a portion of the dielectric layer **182** may be removed. A portion of the dielectric layer **184** may be removed. A portion of the isolation layer **120-5** may be removed. A portion of the semiconductor layer **130-4** may be exposed from the isolation layer **120-5**.

[0131] Referring to FIG. **23A** and FIG. **23B**, a portion of the photoresist layer **194** may be removed. A portion of the dielectric layer **182** may be exposed from the photoresist layer **194**. A portion of the isolation layer **120-5** may be exposed from the photoresist layer **194**.

[0132] Referring to FIG. **24A** and FIG. **24B**, a portion of the dielectric layer **182** may be removed. A portion of the dielectric layer **184** may be removed. A portion of the isolation layer **120-5** may be exposed from the dielectric layer **182**.

[0133] Referring to FIG. **25A** and FIG. **25B**, the stages shown in FIG. **20A** to FIG. **24A** may be repeated to form a plurality of stepped structures (not annotated) shown in FIG. **25A** and FIG. **25B**. The stepped structures may be defined by the semiconductor layers **130-1**, **130-2**, **130-3**, **130-4** and/or the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**. A portion of the semiconductor layer **130-1** may be exposed from the semiconductor layer **130-2**. A portion of the semiconductor layer **130-2** may be exposed from the semiconductor layer **130-3**. A portion of the semiconductor layer **130-3** may be exposed from the semiconductor layer **130-4**. A portion of the semiconductor layer **130-4** may be exposed from the isolation layer **120-5**. The photoresist layer **194** may be removed. A semiconductor device **1b** may be produced.

[0134] FIG. **26A** to FIG. **29A** illustrate one or more stages of an exemplary method for manufacturing a semiconductor device **1c** according to some embodiments of the present disclosure. FIG. **26B** to FIG. **29B** are cross-sectional views along line E-E' of FIG. **26A** to FIG. **29A**, respectively. It should be noted that the angle of vision shown in FIG. **26A** to FIG. **29A** is rotated 180° along the Z direction from the angle of vision shown in FIG. **25**. FIG. **26A** depicts a stage subsequent to that depicted in FIG. **25A**.

[0135] Referring to FIG. **26A** and FIG. **26B**, the dielectric layer **184** may be removed. The lateral surface of the dielectric layer **182** may be exposed.

[0136] Referring to FIG. **27A** and FIG. **27B**, a dielectric layer **185** may be formed to cover the stepped structures defined by the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. The

dielectric layer **185** may include a dielectric material, such as silicon oxide. The dielectric layer **185** may be formed by CVD, PVD, ALD, LPCVD, PECVD, or other suitable processes.

[0137] Referring to FIG. **28A** and FIG. **28B**, a photoresist layer **195** may be formed. The photoresist layer **195** may include a negative-tone photoresist or a positive-tone photoresist. The photoresist layer **195** may cover the word lines **140-1**, **140-2**, **140-3**, and **140-4**. The photoresist layer **195** may cover a portion of the dielectric layer **185**. The photoresist layer **195** may cover a portion of the dielectric layer **182**.

[0138] Referring to FIG. **29A** and FIG. **29B**, an etching technique may be performed to form island structures **134-1**, **134-2**, **134-3**, and **134-4**. A portion of the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** may be removed. A portion of the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** may be removed. The photoresist layer **195** may be removed. Each of the island structures **134-1**, **134-2**, **134-3**, and **134-4** may include the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** as well as the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. Each of the island structures **134-1**, **134-2**, **134-3**, and **134-4** may extend along the X direction. The channel layer of a transistor may be defined in this stage. The first electrode of a capacitor may be defined in this stage. A semiconductor device **1c** may be produced.

[0139] FIG. **30A** to FIG. **34A** illustrate one or more stages of an exemplary method for manufacturing a semiconductor device **1d** according to some embodiments of the present disclosure. FIG. **30B** to FIG. **34B** are cross-sectional views along line F-F' of FIG. **30A** to FIG. **34A**, respectively. FIG. **30A** depicts a stage subsequent to that depicted in FIG. **29A**.

[0140] Referring to FIG. **30A** and FIG. **30B**, a photoresist layer **196** may be formed to cover the dielectric layer **182**. The photoresist layer **196** may include a negative-tone photoresist or a positive-tone photoresist. The photoresist layer **196** may include an opening **196r** exposing the dielectric layer **182**. The opening **196r** may extend along the Y direction.

[0141] Referring to FIG. **31A** and FIG. **31B**, the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5**, exposed by the opening **196r**, may be removed. A plurality of openings **122r** may be formed.

[0142] Referring to FIG. **32A** and FIG. **32B**, a dielectric layer **170** may be formed on the dielectric layer **182** and fill the openings **122r**. Supporting layers **170-1** and **170-2** may be formed. The supporting layer **170-1** may extend along the Y direction. In some embodiments, the supporting layer **170-1** may surround the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. In some embodiments, the supporting layers **170-1** and **170-2** may be inserted between, for example, the external surface (not annotated) of the semiconductor layer **130-1** and the word line **140-2**. In some embodiments, the supporting layers **170-1** and **170-2** may enforce the framework of the intermediate structure shown in FIG. **32A** to FIG. **39A**. In some embodiments, the dielectric layer **170** may include a dielectric material, such as silicon nitride. The dielectric layer **170** may be formed by, CVD, PVD, ALD, LPCVD, PECVD, or other suitable processes.

[0143] Referring to FIG. **33A** and FIG. **33B**, a portion of the dielectric layer **170** may be removed to expose the dielectric layer **182**. The dielectric layer **170** may be removed by, for example, a wet etching technique.

[0144] Referring to FIG. **34A** and FIG. **34B**, the photoresist layer **196** may be removed. The semiconductor device **1d** may be produced.

[0145] FIG. **35A** to FIG. **39A** illustrate one or more stages of an exemplary method for manufacturing a semiconductor device **1e** according to some embodiments of the present disclosure. FIG. **35B** to FIG. **39B** are cross-sectional views along line G-G' of FIG. **35A** to FIG. **39A**, respectively. FIG. **35A** depicts a stage subsequent to that depicted in FIG. **34A**.

[0146] Referring to FIG. **35A** and FIG. **35B**, a photoresist layer **197** may be formed to cover the stepped structures defined by the isolation layers **120-1**, **120-2**, **120-3**, **120-4**, and **120-5** as well as the semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4**. The photoresist layer **197** may include a negative-tone photoresist or a positive-tone photoresist.

[0147] Referring to FIG. 36A and FIG. 36B, an etching technique may be performed. The isolation layers 120-1, 120-2, 120-3, 120-4, and 120-5 exposed from the photoresist layer 197 may be removed. The isolation layers 120-1, 120-2, 120-3, 120-4, and 120-5 may be removed by, for example, a wet etching technique. An opening 124r may be defined. The supporting layers 170-1 and 170-2 may be configured to support the semiconductor layers 130-1, 130-2, 130-3, and 130-4, which prevents the semiconductor layers 130-1, 130-2, 130-3, and 130-4 from collapsing.

[0148] Referring to FIG. 37A and FIG. 37B, the photoresist layer 197 may be removed.

[0149] Referring to FIG. 38A and FIG. 38B, a capacitor dielectric 162 may be formed within the opening 124r. In some embodiments, the capacitor dielectric 162 may be conformally formed on the semiconductor layers 130-1, 130-2, 130-3, and 130-4. The capacitor dielectric 162 may be formed on the word lines 140-1, 140-2, 140-3, and 140-4. The capacitor dielectric 162 may be formed by, for example, ALD, CVD, PVD, LPCVD, PECVD, or other suitable processes. In some embodiments, the capacitor dielectric 162 may include a high-k material.

[0150] Referring to FIG. 39A and FIG. 39B, a conductive layer 164 may be conformally formed on the capacitor dielectric 162. Capacitors 160-1, 160-2, 160-3, 160-4, 160-5, 160-6, 160-7, and 160-8 may be formed. The conductive layer 164 may be formed on the word lines 140-1, 140-2, 140-3, and 140-4. The semiconductor device 1e may be produced. The conductive layer 164 may be formed by, for example, ALD, CVD, PVD, LPCVD, PECVD, or other suitable processes. In some embodiments, the conductive layer 164 may include a conductive material, such as titanium nitride.

[0151] FIG. 40A to FIG. 43A illustrate one or more stages of an exemplary method for manufacturing a semiconductor device 1f according to some embodiments of the present disclosure. FIG. 40B to FIG. 43B are cross-sectional views along line H-H' of FIG. 40A to FIG. 43A, respectively. FIG. 40A depicts a stage subsequent to that depicted in FIG. 39A.

[0152] Referring to FIG. 40A and FIG. 40B, a photoresist layer 198 may be formed to cover the capacitors 160-1, 160-2, 160-3, 160-4, 160-5, 160-6, 160-7, and 160-8. The word lines 140-1, 140-2, 140-3, and 140-4 may be exposed from the photoresist layer 198. The photoresist layer 198 may include a negative-tone photoresist or a positive-tone photoresist.

[0153] Referring to FIG. 41A and FIG. 41B, the conductive layer 164 covering the word lines 140-1, 140-2, 140-3, and 140-4 may be removed. The conductive layer 164 may be removed by, for example, a wet etching technique.

[0154] Referring to FIG. 42A and FIG. 42B, the capacitor dielectric 162 covering the word lines 140-1, 140-2, 140-3, and 140-4 may be removed. The capacitor dielectric 162 may be removed by, for example, a wet etching technique. The word lines 140-1, 140-2, 140-3, and 140-4 may be exposed.

[0155] Referring to FIG. 43A and FIG. 43B, the photoresist layer 198 may be removed to expose the capacitors 160-1, 160-2, 160-3, 160-4, 160-5, 160-6, 160-7, and 160-8. The semiconductor device 1f may be produced.

[0156] FIG. 44A to FIG. 49A illustrate one or more stages of an exemplary method for manufacturing a semiconductor device 1g according to some embodiments of the present disclosure. FIG. 44B to FIG. 49B are cross-sectional views along line I-I' of FIG. 44A to FIG. 49A, respectively. FIG. 44A depicts a stage subsequent to that depicted in FIG. 43A.

[0157] Referring to FIG. 44A and FIG. 44B, a dielectric layer 180 may be formed to cover the word lines 140-1, 140-2, 140-3, and 140-4. The capacitors 160-1, 160-2, 160-3, 160-4, 160-5, 160-6, 160-7, and 160-8 may be covered by the dielectric layer 180. The dielectric layer 180 may include a dielectric material, such as silicon oxide. The dielectric layer 180 may be formed by, for example, CVD, PVD, ALD, LPCVD, PECVD, or other suitable processes.

[0158] Referring to FIG. 45A and FIG. 45B, a grinding technique, such as CMP technique, may be performed to remove a portion of the dielectric layer 180.

[0159] Referring to FIG. 46A and FIG. 46B, a photoresist layer 199 may be formed to cover the word lines 140-1, 140-2, 140-3, and 140-4. The capacitors 160-1, 160-2, 160-3, 160-4, 160-5, 160-

6, **160-7**, and **160-8** may be covered by the photoresist layer **199**. The photoresist layer **199** may include a negative-tone photoresist or a positive-tone photoresist. The photoresist layer **199** may include openings **199r** exposing the dielectric layer **185**.

[0160] Referring to FIG. **47A** and FIG. **47B**, a portion of the dielectric layer **185** may be removed. Trenches **156r-1**, **156r-2**, **156r-3**, and **156r-4** may be formed. The semiconductor layers **130-1**, **130-2**, **130-3**, and **130-4** (or channel layers **131-1**, **131-2**, **131-3**, and **131-4**) may be exposed.

[0161] Referring to FIG. **48A** and FIG. **48B**, the photoresist layer **199** may be removed.

[0162] Referring to FIG. **49A** and FIG. **49B**, contact plugs **152-1**, **152-2**, **152-3**, and **152-4** may be formed to fill the trenches **156r-1**, **156r-2**, **156r-3**, and **156r-4**. The conductive plugs **152-1**, **152-2**, **152-3**, and **152-4** may include a conductive material, such as tungsten or other suitable materials. The conductive plugs **152-1**, **152-2**, **152-3**, and **152-4** may be formed by CVD, PVD, ALD, LPCVD, PECVD, or other suitable processes. The semiconductor device **1g** may be produced.

[0163] FIG. **50A** to FIG. **53A** illustrate one or more stages of an exemplary method for manufacturing a semiconductor device **1h** according to some embodiments of the present disclosure. FIG. **50B** to FIG. **53B** are cross-sectional views along line J-J' of FIG. **50A** to FIG. **53A**, respectively. FIG. **50C** to FIG. **53C** are cross-sectional views along line K-K' of FIG. **50A** to FIG. **53A**, respectively. FIG. **50A** depicts a stage subsequent to that depicted in FIG. **49A**.

[0164] Referring to FIG. **50A**, FIG. **50B**, and FIG. **50C**, a metallization layer **150** may be formed to cover the conductive plugs **152-1**, **152-2**, **152-3**, and **152-4** as well as the word lines **140-1**, **140-2**, **140-3**, and **140-4**. The metallization layer **150** may include a conductive material, such as tungsten or other suitable materials. The metallization layer **150** may be formed by CVD, PVD, ALD, LPCVD, PECVD, or other suitable processes.

[0165] Referring to FIG. **51A**, FIG. **51B**, and FIG. **51C**, a mask **188** may be formed to cover the metallization layer **150**. A portion of the metallization layer **150** may be exposed from the mask **188**.

[0166] Referring to FIG. **52A**, FIG. **52B**, and FIG. **52C**, a portion of the metallization layer **150** may be patterned to form bit lines **150-1**, **150-2**, **150-3**, and **150-4**. The metallization layer **150** may be patterned by a dry etching technique.

[0167] Referring to FIG. **53A**, FIG. **53B**, and FIG. **53C**, the mask **188** may be removed. The semiconductor device **1h** may be produced.

[0168] One aspect of the present disclosure provides a semiconductor device. The semiconductor device includes a substrate, a word line, a first capacitor, a second capacitor, a first bit line and a second bit line. The word line is disposed on the substrate and extends along a first direction. The first capacitor extends along a second direction different from the first direction and is located at a first level. The second capacitor extends along the second direction and is located at a second level different from the first level. The first bit line is electrically connected to the first capacitor and the word line. The second bit line is electrically connected to the second capacitor and the word line.

[0169] Another aspect of the present disclosure provides a semiconductor device. The semiconductor device includes a substrate, a first word line, a second word line, a first capacitor, a second capacitor, and a supporting layer. The first word line is disposed on the substrate and extends along a first direction. The second word line is disposed on the substrate and extends along the first direction. The first capacitor is electrically connected to the first word line and extends along a second direction different from the first direction. The first capacitor is located at a first level. The second capacitor is electrically connected to the second word line and extends along the second direction. The second capacitor is located at the first level. The supporting layer extends along a third direction different from the first direction and the second direction. The supporting layer extends across the first capacitor and the second capacitor.

[0170] Another aspect of the present disclosure provides a method for manufacturing a semiconductor device. The method includes providing a substrate. The method also includes forming a word line disposed on the substrate. The word line extends along a first direction. The



method further includes forming a first capacitor. The first capacitor extends along a second direction different from the first direction and located at a first level. In addition, the method includes forming a second capacitor. The second capacitor extends along the second direction and located at a second level different from the first level. The method also includes forming a first bit line electrically connected to the first capacitor and the word line. The method further includes forming a second bit line electrically connected to the second capacitor and the word line.

[0171] The embodiments of the present disclosure provide a semiconductor device. The semiconductor device may define a three-dimensional memory device. For example, the capacitors and the word lines may be arranged horizontally, which reduces the overall thickness of the semiconductor device. Further, the semiconductor device may include supporting layers. The supporting layers may be configured to reinforce the intermediate structure during manufacturing processes. The supporting layers may be configured to increase the length of the first electrode of the capacitor and prevent the first electrode from collapsing, which may increase the number of capacitors.

[0172] Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations may be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, many of the processes discussed above may be implemented in different methodologies and replaced by other processes, or a combination thereof.

[0173] Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein, may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

## Claims

1. A method of manufacturing a semiconductor device, comprising: providing a substrate; forming a word line on the substrate, the word line extending along a first direction; forming a first capacitor, the first capacitor extending along a second direction different from the first direction and located at a first level; forming a second capacitor, the second capacitor extending along the second direction and located at a second level different from the first level; forming a first bit line electrically connected to the first capacitor and the word line; and forming a second bit line electrically connected to the second capacitor and the word line.
  2. The method of claim 1, wherein forming the word line comprises: forming a first dielectric layer on the substrate; forming a first semiconductor layer on the first dielectric layer; forming a second dielectric layer on the first semiconductor layer; forming a second semiconductor layer on the second dielectric layer; patterning the first dielectric layer, the first semiconductor layer, the second dielectric layer and the second semiconductor layer to forming a trench; and forming the word line within the trench.
  3. The method of claim 2, further comprising: patterning the second dielectric layer and the second semiconductor layer to expose the first semiconductor layer; forming a first contact plug to connect the first semiconductor layer; forming a second contact plug to connect the second semiconductor layer; forming the first bit line to connect the first contact plug; and forming the second bit line to connect the second contact plug.
-

