

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2025/0261438 A1 SHIBIB et al.

# Aug. 14, 2025 (43) **Pub. Date:**

(54) MOSFET DEVICE

(71) Applicant: Vishay Siliconix LLC, San Jose, CA

(72) Inventors: Ayman SHIBIB, San Jose, CA (US);

Misbah AZAM, San Jose, CA (US); Jinman YANG, Santa Clara, CA (US)

Assignee: Vishay Siliconix LLC, San Jose, CA

(US)

18/866,425 (21) Appl. No.:

(22) PCT Filed: May 17, 2022

(86) PCT No.: PCT/US2022/029604

§ 371 (c)(1),

(2) Date: Nov. 15, 2024

#### **Publication Classification**


(51) Int. Cl. H10D 84/00 (2025.01)H10D 8/00 (2025.01) H10D 8/01 (2025.01)H10D 30/01 (2025.01)H10D 30/63 (2025.01)H10D 62/10 (2025.01)H10D 62/60 (2025.01)

(52) U.S. Cl.

CPC ...... H10D 84/101 (2025.01); H10D 8/045 (2025.01); H10D 8/411 (2025.01); H10D 30/025 (2025.01); H10D 30/63 (2025.01); H10D 62/103 (2025.01); H10D 62/124 (2025.01); H10D 62/60 (2025.01)

#### (57)ABSTRACT

Semiconductor devices and methods, including metal oxide silicon field effect transistor (MOSFET) devices and methods. The semiconductor device, such as a MOSFET, includes two source regions; a drain region; two body regions, and a buffer region. Each of the two body regions contacts a different one of the two source regions. The buffer region is located between the two body regions, and contacts the two body regions. A doping concentration of the buffer region is less than a doping concentration of the two body regions.






FIG. 1






FIG. 2








FIG. 5





FIG. 6

700



**- 260** 208 208 208 **≻250 `2**18. 204

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13






FIG. 15




FIG. 16




FIG. 17




FIG. 18

### MOSFET DEVICE

### FIELD OF THE INVENTION

[0001] The present disclosure relates to semiconductor devices, and is more particularly related to metal-oxide-semiconductor field-effect transistor (MOSFET) devices.

## BACKGROUND

[0002] A MOSFET is a type of insulated-gate field-effect transistor which includes an intrinsic or parasitic body diode. MOSFET devices have a number of electrical characteristics or parameters. One example characteristic of a MOSFET is reverse recovery charge  $(Q_{RR})$ . The  $Q_{RR}$  of a MOSFET is related to the switching speed of the MOSFET in typical motor drive applications or DC to DC converters. During the commutation of driving an inductor load, the MOSFET operates in the third quadrant where the source to drain P-N junction diode is turned on and charges are injected into the epitaxial layer. As the device is turned off, the injected charge needs to dissipate. Thus, having a large amount of reverse recovery charge  $(Q_{RR})$  may slow the turning off of the device, reducing the efficiency due to power dissipation, or damaging the device if the drain voltage rises before the charges are removed.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0003] A more detailed understanding can be had from the following description, given by way of example in conjunction with the accompanying drawings wherein:

[0004] FIG. 1 is a cross-sectional view of an example power MOSFET;

[0005] FIG. 2 is a cross-sectional view of another example power MOSFET;

[0006] FIG. 3 is a line graph illustrating characteristics of an intrinsic body diode of the example power MOSFET of FIG. 1.

[0007] FIG. 4 is a line graph illustrating characteristics of an intrinsic body diode of the example power MOSFET of FIG. 2:

[0008] FIG. 5 is a cross-sectional view of an intermediate structure for manufacturing a power MOSFET;

[0009] FIG. 6 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET;

[0010] FIG. 7 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET;

[0011] FIG. 8 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET;

[0012] FIG. 9 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET;

[0013] FIG. 10 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET; [0014] FIG. 11 is another cross-sectional view of an inter-

[0014] FIG. 11 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET;

[0015] FIG. 12 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET; [0016] FIG. 13 is another cross-sectional view of an intermediate structure for manufacturing a power MOSFET; [0017] FIG. 14 is a flow chart which illustrates a method for manufacturing a power MOSFET;

[0018] FIG. 15 is a cross-sectional view of the example power MOSFET of FIG. 2, labeled with an axis A;

[0019] FIG. 16 is a line graph illustrating relative doping concentrations in the example power MOSFET of FIG. 2;

[0020] FIG. 17 is a cross-sectional view of the example power MOSFET of FIG. 1, labeled with an axis A; and [0021] FIG. 18 is a line graph illustrating relative doping concentrations in the example power MOSFET of FIG. 1.

#### **SUMMARY**

[0022] Semiconductor devices and methods, including MOSFET devices and methods. The semiconductor device, such as a MOSFET, includes two source regions; a drain region; two body regions, and a buffer region. Each of the two body regions contacts a different one of the two source regions. The buffer region is located between the two body regions, and contacts the two body regions. A doping concentration of the buffer region is less than a doping concentration of the two body regions.

#### DETAILED DESCRIPTION

[0023] Some implementations provide a MOSFET. The MOSFET includes two source regions; a drain region; two body regions, and a buffer region. Each of the two body regions contacts a different one of the two source regions. The buffer region is located between the two body regions, and contacts the two body regions. A doping concentration of the buffer region is less than a doping concentration of the two body regions.

[0024] In some implementations, the buffer region extends further into an epitaxial layer than each of the two body regions. In some implementations, the two body regions include a p-type material, and the buffer region includes another p-type material that is less doped than the p-type material of the two body regions. In some implementations, a body diode of the MOSFET includes the buffer region. In some implementations, a body diode of the MOSFET includes a P-N junction between the buffer region and an epitaxial layer of the MOSFET. In some implementations, a P-N junction between the buffer region and an epitaxial layer of the MOSFET forms a depletion layer when the source regions and the drain region are reverse biased. In some implementations, a reverse recovery charge in a P-N junction between the buffer region and an epitaxial layer of the MOSFET recombines to form a depletion layer when the source regions and the drain region are reverse biased.

**[0025]** Some implementations provide a method for manufacturing a MOSFET. A doping material is implanted in a die between two body regions to form a buffer region located between the two body regions. The buffer region is less doped than the two body regions.

[0026] In some implementations, the buffer region extends further into an epitaxial layer than the two body regions. In some implementations, the two body regions include a p-type material, and the buffer region includes another p-type material that is less doped than the p-type material of two body regions. In some implementations, the buffer region includes a portion of a body diode of the MOSFET. In some implementations, the buffer region includes a portion of a body diode of a MOSFET that includes a P-N junction between the buffer region and an epitaxial layer of the MOSFET. In some implementations, a P-N junction between the buffer region and an epitaxial layer of the MOSFET forms a depletion layer when a source region and a drain region of the MOSFET are reverse biased. In some implementations, a reverse recovery charge in a P-N junction between the buffer region and an epitaxial layer of the

MOSFET recombines to form a depletion layer when a source region and a drain region of the MOSFET are reverse biased.

[0027] Some implementations provide a semiconductor device. The semiconductor device includes a source and a drain. A diode of the semiconductor device, located between the source and the drain, includes buffer region located between two body regions. At least one of the two body regions contacts the source. The buffer region is less doped than the two body regions.

[0028] In some implementations, the buffer region extends further into an epitaxial layer than the two body regions. In some implementations, the body regions include p-type material doped to a first dopant concentration, and the buffer region includes p-type material doped to a second dopant concentration that is lower than the first dopant concentration. In some implementations, the diode includes an intrinsic diode of a MOSFET. In some implementations, the diode includes a P-N junction between the buffer region and an epitaxial region. In some implementations, a P-N junction between the buffer region and an epitaxial region forms a depletion layer when the source and the drain are reverse biased.

[0029] Reference will now be made in detail to various embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it is understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the invention, numerous specific details are set forth to provide a thorough understanding of the invention. However, it will be recognized by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the invention.

[0030] Certain terminology is used in the following description for convenience only and is not limiting. The words "right," "left," "top," and "bottom" designate directions in the drawings to which reference is made. The words "a" and "one," as used in the claims and in the corresponding portions of the specification, are defined as including one or more of the referenced item unless specifically stated otherwise. This terminology includes the words above specifically mentioned, derivatives thereof, and words of similar import. The phrase "at least one" followed by a list of two or more items, such as "A, B, or C," means any individual one of A, B or C as well as any combination thereof. It may be noted that some figures are shown with partial transparency for the purpose of explanation, illustration and demonstration purposes only, and is not intended to indicate that an element itself would be transparent in its final manufactured form.

[0031] It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of

the present invention. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.

[0032] It will be understood that when an element such as a layer, region, substrate, lead, clip, pad, or contact is referred to as being "on" or extending "onto" another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" or extending "directly onto" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, there are no intervening elements present. It will be understood that these terms are intended to encompass different orientations of the element in addition to any orientation depicted in the figures.

[0033] Relative terms such as "below" or "above" or "upper" or "lower" or "horizontal" or "vertical" may be used herein to describe a relationship of one element, layer or region to another element, layer, region. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.

[0034] The figures are not drawn to scale, and only portions of the structures, as well as the various layers that form those structures, may be shown in the figures. The figures, in general, illustrate symbolic and simplified structures to convey understanding of the invention, and are not intended to reproduce physical structures in detail. Furthermore, fabrication processes and operations may be performed along with the processes and operations discussed herein; that is, there may be a number of process operations before, in between and/or after the operations shown and described herein. Further, embodiments in accordance with the present invention can be implemented in conjunction with these other (perhaps conventional) processes and operations without significantly perturbing them. Generally, embodiments in accordance with the present invention may replace and/or supplement portions of a conventional process without significantly affecting peripheral processes and operations.

[0035] The term "MOSFET" is generally understood to be synonymous with the term insulated-gate field-effect transistor (IGFET), as many modern MOSFETs comprise a non-metal gate and/or a non-oxide gate insulator. As used herein, the term "MOSFET" does not necessarily imply or require FETs that include metal gates and/or oxide gate insulators. Rather, the term "MOSFET" includes devices commonly known as or referred to as MOSFETs.

[0036] The term "substantially" in the description and claims of the present application is used to refer to design intent, rather than a physical result. The semiconductor arts have deployed an ability to measure numerous aspects of a semiconductor to a high degree of accuracy. Accordingly, when measured to available precision, in general, no physical aspect of a semiconductor is precisely as designed. Further, measurement technology may readily identify differences in structures that are intended to be identical. Accordingly, terms such as "substantially equal" should be interpreted as designed to be equal, subject to manufacturing variation and measurement precision.

[0037] FIG. 1 is a cross-sectional view of an example power MOSFET 100. MOSFET 100 is shown as an n-channel enhancement mode MOSFET. It is noted that the examples herein are described with respect to n-channel enhancement mode MOSFETs for exemplary purposes, however the techniques described herein are also applicable to p-channel devices. For example, a p-channel device may have the opposite type of dopants than in the n-channel device case. In some implementations, a p-channel device would have the same regions and the same doping concentrations as described in the examples herein, but with the dopant types reversed (e.g., P- region instead of N- region, N+ region instead of P+ region, and so forth). The techniques described herein are also applicable to depletion mode devices where a gate voltage is applied to turn off the power MOSFET.

[0038] MOSFET 100 is formed in a wafer 150 by implanting and/or diffusing materials, such as dopants, within wafer 150, and by depositing materials, such as metal and polysilicon, in a region 160 on a top surface of wafer 150. Wafer 150 is a semiconductor wafer made from any suitable material, such as silicon, silicon carbide, germanium, gallium nitride and other semiconductors.

[0039] MOSFET 100 includes source regions 102, drain region 104, gate regions 106, and body region 108. Source regions 102 are n-doped regions in wafer 150 within body region 108. Source regions 102 are typically heavily doped as compared with other n-type regions in MOSFET 100, such as drain region 104. For example, in some implementations, a heavily doped region has a concentration of dopants in the range of 1×10<sup>18</sup>-5×10<sup>20</sup> atoms/cm3. Drain region 104 is usually a heavily n-doped substrate n-doped region for making a low resistance current path in wafer 150 on a side opposite region 160. N- region 110 is a n-type material deposited on the substrate 104 acting as intermediate layer with slightly less doping (e.g., less by 30%, or up to a factor of 3 less) than the substrate but much higher doping (e.g., higher by at least an order of magnitude) than region 118 in wafer 150 between drain region 104 and n-epitaxial region 118, Typical doping ranges could be from near intrinsic about  $1\times10^{11}$ /cm<sup>3</sup> up to about  $1\times10^{17}$ /cm<sup>3</sup>, depending on the required maximum voltage that the device should handle. N- region 110 acts as a barrier to prevent defects from the drain region 104 getting into region 118 and also to prevent out-diffusion from drain region 104 into n-epitaxial region 118.

[0040] Gate regions 106 are polysilicon material regions within the oxide regions 112 disposed on the surface of wafer 150 in region 160. Body region 108 is a well of p-type material. It is noted that polysilicon is exemplary. For example, in some implementations, the gate regions may be implemented using metallic materials, such as tungsten silicide or aluminum. The body region 108 is typically higher in doping concentration by several factors than the doping level in the epitaxial layer 118; e.g., up to an order of magnitude or more within wafer 150. Source metal 114 may comprise any suitable conductive material (e.g., aluminum or copper, gold, or alloys thereof) and is disposed between oxide regions 112 in region 160 on the surface of wafer 150. Source metal 114 forms a contact for source regions 102 and also shorts source regions 102 with a p+ region 116 disposed within body region 108, between source regions 102. P+ region 116 is a region of p-type material disposed within wafer 150 between source regions 102. P+ region 116 is relatively more heavily doped than body region 108.

[0041] Body region 108 and n-epitaxy region 118 share a P-N junction, and form an intrinsic (also referred to as parasitic) body diode between source metal 114 and drain region 104, as indicated by a diode symbol in FIG. 1. In some implementations, P+ region 116 is relatively heavily doped to have a low contact resistance with the metal contact and in order to short the parasitic bipolar transistor's emitter (i.e., n+ source regions 102) to the p body 108.

[0042] Under conditions where source metal 114 and drain 104 are forward biased and gate 106 voltage is above a threshold voltage (i.e., the minimum gate voltage that will turn on the MOSFET for n-channel devices), n-channels form within body 108 beneath gate regions 106, and current flows between source regions 102 and drain region 104 via inversion layers within body 108 and via an n-epitaxy layer 118.

[0043] Under conditions where the voltage across source regions 102 and drain 104 switches from the forward biased state to a reverse biased state with a voltage exceeding a reverse breakdown voltage of the P-N junction between body region 108 and n-epitaxy region 118, a reverse recovery current (IRR) flows from drain 104 to source contact 114 across the P-N junction between body region 108 and n-epitaxy region 118 until charge carriers stored in the P-N junction recombine and a depletion region forms at the P-N junction, blocking the reverse recovery current (or blocking the majority of the current). The amount of charge which recombines to block the reverse recovery current (or block the majority of the current) is referred to as the reverse recovery charge  $(\boldsymbol{Q}_{RR})$  and the time required to block the reverse recovery current (or block the majority of the current) is referred to as the reverse recovery time  $(t_{RR})$ .

[0044] In some implementations, it is desired to minimize, optimize, or reduce the reverse recovery charge  $(Q_{RR})$  and/or reverse recovery time  $(t_{RR})$  in a power MOSFET.

[0045] FIG. 2 is a cross-sectional view of an example power MOSFET 200. MOSFET 200 is shown as an n-channel enhancement mode MOSFET, and is substantially similar to MOSFET 100 as shown and described with respect to FIG. 1, except in that it includes a buffer region 270, and body region 208 is divided as shown. MOSFET 200 is formed in a wafer 250 by implanting and/or diffusing materials, such as dopants, within wafer 250, and by depositing materials, such as metal and polysilicon, in a region 260 on a top surface of wafer 250. Wafer 150 is a semiconductor wafer made from any suitable material, such as silicon or silicon carbide.

[0046] MOSFET 200 includes source regions 202, drain region 204, gate regions 206, and body regions 208. Source regions 202 are n-doped regions in wafer 250 within body regions 208. Source regions 202 are typically heavily doped as compared with other n-type regions in MOSFET 200, such as drain region 204. Drain region 204 is an n-doped region implanted in wafer 250 on a side opposite region 260. N- region 210 is a n-type region in wafer 250 between drain region 204 and n-epitaxial region 218. N- region 210 is more lightly doped than drain region 204.

[0047] Gate regions 206 are polysilicon material regions within the oxide regions 212 disposed on the surface of wafer 250 in region 260. Body regions 208 are wells of p type material within wafer 250. Source metal 214 is dis-

posed between oxide regions 212 in region 260 on the surface of wafer 250. Source metal 214 forms a contact for source regions 202 and also shorts source regions 202 with a p+ region 216 disposed between body regions 208, and between source regions 202. P+ region 216 is a region of p-type material disposed within wafer 250 between source regions 202. P+ region 216 is relatively more heavily doped than body regions 208.

[0048] Buffer region 270 is a region of p- material implanted between body regions 208, and between p+ region 216 and n-epitaxy region 218. The p type material of buffer region 270 is more lightly doped than p+ region 216, forming a high-low junction between p+ region 216 and buffer region 270. The p type material of buffer region 270 is also more lightly doped than body regions 208. Buffer region 270 and n-epitaxy region 218 share a P-N junction, and form a part of an intrinsic (also referred to as parasitic) body diode between source metal 214 and drain region 204, as indicated by a diode symbol in FIG. 2.

[0049] Buffer region 270 prevents or inhibits the excessive injection of charge (holes, in this case) of p+ region 216 into the n-epitaxy region 218, creating the high-low junction between p+ region 216 and buffer region 270. The high-low junction has a low charge injection efficiency into n-epitaxy region 218. Further, the buffer region 270 prevents breakdown voltage from occurring prematurely; i.e., before body regions 208 block the pre-mature breakdown between P+ 216 and N-Epi 218.

[0050] Under conditions where source metal 214 and drain 204 are forward biased and gate 206 voltage is above a threshold, n-channels form in body 208 beneath gate regions 206, and current flows between source regions 202 and drain region 204 via inversion layers within body 208 and via an n-epitaxy layer 218.

[0051] Under conditions where the voltage across source regions 202 and drain 204 switches from the forward biased state to a reverse biased state with a voltage exceeding a reverse breakdown voltage of the P-N junction between buffer region 270 and n-epitaxy region 218, a reverse recovery current (IRR) flows from drain 204 to source contact 214 across the P-N junction between buffer region 270 and n-epitaxy region 218 until charge carriers stored in the P-N junction recombine and a depletion region forms at the P-N junction, blocking the reverse recovery current (or blocking the majority of the current). The amount of charge which recombines to block the reverse recovery current (or block the majority of the current) is referred to as the reverse recovery charge  $(Q_{RR})$  and the time required to block the reverse recovery current (or block the majority of the current) is referred to as the reverse recovery time  $(t_{RR})$ .

[0052] The characteristics of the P-N junction of the body diode of power MOSFET 200 differ from the characteristics of the P-N junction of the body diode of power MOSFET 100, shown and described with respect to FIG. 1, in that fewer charge carriers are available in buffer region 270 as opposed to body region 108. This has the effect of causing the intrinsic body diode of power MOSFET 200 to recombine the reverse recovery charge QRR in less time than the intrinsic body diode of power MOSFET 100, and thus for the depletion region to form and block the majority of the reverse recovery current in less time than in power MOSFET 100.

[0053] In other words, because buffer region 270 is more lightly doped than body region 108 of power MOSFET 100,

shown and described with respect to FIG. 1, the reverse recovery charge  $(Q_{RR})$  is lower in power MOSFET **200**. Accordingly, the reverse recovery time  $(t_{RR})$  is also lower in power MOSFET **200**. This can have the advantage of increasing the switching speed of power MOSFET **200**.

[0054] FIG. 3 is a line graph illustrating characteristics of the intrinsic body diode of example power MOSFET 100, shown and described with respect to FIG. 1. The line graph illustrates the function I(t) for the intrinsic body diode, i.e., the range of current through the intrinsic body diode in the time domain, for a period of time after the intrinsic body diode switches from a forward biased state to a reverse biased state.

**[0055]** At  $t_0$ , the intrinsic body diode is forward biased, and a forward current  $I_F$  is passing through the body diode (i.e., from source **102** to drain **104**) when the biasing of the intrinsic body diode of power MOSFET **100** is switched from forward biased to reverse biased. After to, the forward current  $I_F$  through the intrinsic body diode of power MOSFET **100** begins to decrease until it reaches 0 Volts.

[0056] After the forward current  $I_F$  reaches zero, reverse current  $I_R$  begins to flow through the intrinsic body diode (i.e., from drain 104 to source 102), since the P-N junction of the intrinsic body diode remains conductive while charge carriers in the P-N junction of the intrinsic body diode begin to recombine to form a depletion region. As charge carriers recombine and the depletion region grows,  $I_R$  decreases until it reaches a peak IR, referred to as the reverse recovery current  $I_{RR}$ . After the reverse current  $I_{RR}$  peaks at the reverse recovery current  $I_{RR}$ , the reverse current  $I_{R}$  decreases but continues to flow through the intrinsic body diode until the charge stored in the P-N junction has recombined to form the depletion region, and current flowing through the intrinsic body diode is 0 (or nearly zero, except for reverse leakage current). By convention, the time from when reverse recovery current begins to flow through the intrinsic body diode to the time when the reverse recovery current reaches 10% of the reverse recovery current  $I_{RR}$ , after having reached  $I_{RR}$ , is referred to as the reverse recovery time  $(t_{RR})$ .

**[0057]** In some implementations, the reverse recovery time  $(t_{RR})$  is calculated based on a different percentage of the peak reverse recovery current  $I_{RR}$ , or another threshold. The amount of charge that recombines during formation of the depletion region during the reverse recovery time  $t_{RR}$  is referred to as the reverse recovery charge,  $Q_{RR}$ .

[0058] FIG. 4 is a line graph illustrating characteristics of the intrinsic body diode of example power MOSFET 200, shown and described with respect to FIG. 2. The line graph illustrates the function I(t) for the intrinsic body diode, i.e., the range of current through the intrinsic body diode in the time domain, for a period of time after the intrinsic body diode switches from a forward biased state to a reverse biased state.

[0059] At  $t_0$ , the intrinsic body diode is forward biased, and a forward current  $I_F$  is passing through the body diode (i.e., from source 202 to drain 204) when the biasing of the intrinsic body diode of power MOSFET 200 is switched from forward biased to reverse biased. After to, the forward current  $I_F$  through the intrinsic body diode of power MOSFET 200 begins to decrease until it reaches 0 Volts.

[0060] After the forward current  $I_F$  reaches zero, reverse current  $I_R$  begins to flow through the intrinsic body diode (i.e., from drain 204 to source 202), since the P-N junction of the intrinsic body diode remains conductive while charge

carriers in the P-N junction of the intrinsic body diode begin to recombine to form a depletion region. As charge carriers recombine and the depletion region grows,  $I_R$  decreases until it reaches the reverse recovery current  $I_{RR}$ . After the reverse current  $I_R$  peaks at the reverse recovery current  $I_{RR}$ , the reverse current  $I_R$  decreases but continues to flow through the intrinsic body diode until the charge stored in the P-N junction has recombined to form the depletion region, and current flowing through the intrinsic body diode is 0 (or nearly zero, except for reverse leakage current). By convention, the reverse recovery time  $(t_{RR})$  is considered to be the time from when reverse recovery current begins to flow through the intrinsic body diode to the time when the reverse recovery current reaches 10% of the reverse recovery current  $I_{RR}$ , after having reached  $I_{RR}$ .

[0061] In some implementations, the reverse recovery time  $(t_{RR})$  is calculated based on a different percentage of the peak reverse recovery current  $I_{RR}$ , or another threshold. The reverse recovery charge Q<sub>RR</sub> recombines during formation of the depletion region during the reverse recovery time  $t_{RR}$ . [0062] Because the amount of reverse recovery charge  $(Q_{RR})$  stored in the P-N junction of the intrinsic body diode of power MOSFET 200 is smaller than the amount of reverse recovery charge  $(Q_{RR})$  stored in the P-N junction of the intrinsic body diode of power MOSFET 100 (as described above), these charge carriers recombine in less time, and thus the depletion layer forms, blocking the reverse current  $I_R$ , in less time than in power MOSFET 100. In some implementations this has the advantage of providing a shorter reverse recovery time  $(t_{RR})$  than in power MOS-FET 100. In some implementations, this has the advantage of providing a faster switching time.

[0063] FIG. 5 is a cross-sectional view of an intermediate structure 500 for manufacturing power MOSFET 200. Intermediate structure 500 includes wafer 250, drain region 204, n- region 210, and n-epitaxial region 218. A blocking material 502, such as a photoresist material or in a preferred embodiment, especially for silicon carbide, the 502 material is a thick layer of deposited oxide, which may be referred to as Hard Mask (HM), is deposited in a region 260 on a top surface of wafer 250. Blocking material 502 is disposed on the top surface of wafer 250, in region 260, in such a way as to selectively prevent diffusion of doping materials into wafer 250.

[0064] FIG. 6 is a cross-sectional view of an intermediate structure 600 for manufacturing power MOSFET 200. Intermediate structure 600 includes wafer 250, drain region 204, n-region 210, n-epitaxial region 218, and blocking material 502. P-type doping material is implanted into n-epitaxial region 218 via gaps in the blocking material 502 as indicated by arrows in FIG. 6. The implanted p-type doping material forms body regions 208 in intermediate structure 600 as shown. It is noted that other body regions are shown formed in wafer 250. Such regions form a part of other devices in the wafer, in some implementations. After body regions 208 are formed in intermediate structure 600, blocking material 502, in some implementations, if it is HM, it is not removed. If the blocking material 502 is photoresist, it may be removed by a suitable solvent.

[0065] FIG. 7 is a cross-sectional view of an intermediate structure 700 for manufacturing power MOSFET 200. Intermediate structure 700 includes wafer 250, drain region 204, n-region 210, n-epitaxial region 218, and body regions 208. An etch process is performed which leaves an oxide spacer

(blocking material 702) with a specific footprint of a prespecified dimension, forming a self-aligned channel region on a top surface of wafer 250. Blocking material 702 is disposed on the top surface of wafer 250, in region 260, in such a way as to selectively prevent diffusion of doping materials into wafer 250.

[0066] FIG. 8 is a cross-sectional view of an intermediate structure 800 for manufacturing power MOSFET 200. Intermediate structure 800 includes wafer 250, drain region 204, n-region 210, n-epitaxial region 218, body regions 208, and blocking material 702. N-type doping material is implanted into body regions 208 via gaps in the blocking material 702 as indicated by arrows in FIG. 8. The implanted n-type doping material forms source regions 202 in intermediate structure 800 as shown. It is noted that other source regions are shown formed in wafer 250. Such regions form a part of other devices in the wafer, in some implementations. After source regions 202 are formed in intermediate structure 800, blocking material 702 is removed, e.g., by a suitable solvent.

[0067] FIG. 9 is a cross-sectional view of an intermediate structure 900 for manufacturing power MOSFET 200. Intermediate structure 900 includes wafer 250, drain region 204, n-region 210, n-epitaxial region 218, body regions 208, and source regions 202. A blocking material 902, such as a photoresist material, is deposited in region 260 on a top surface of wafer 250. Blocking material 902 is disposed on the top surface of wafer 250, in region 260, in such a way as to selectively prevent diffusion of doping materials into wafer 250.

[0068] P-type doping material is implanted into n-epitaxial region 218 between body regions 208 via gaps in the blocking material 902 as indicated by an arrow. In a preferred embodiment, the buffer layer implant overlaps (e.g., slightly) the body layers 208. In some implementations, the overlap of the buffer layer with the body regions has the advantage of improved breakdown voltage stability and/or reduced Qrr with increasing overlap. In some implementations, the buffer layer implant overlaps with the body region such that the overlap does not extend beyond the outer edge of the body regions (e.g., buffer layer 270 does not extend further right than right body region 208 with respect to FIG. 11, or further left than left body region 208 with respect to FIG. 11). In some implementations, this has the advantage of avoiding increasing the resistance of the MOSFET.

[0069] FIG. 10 is a cross-sectional view of an intermediate structure 1000 for manufacturing power MOSFET 200. Intermediate structure 1000 includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, and source regions 202. Buffer region 270 is shown as formed by the implantation of p-type doping material described with respect to FIG. 9. Buffer region 270 has a lower p-type doping concentration than body regions 208, and is deeper than body regions 208, e.g., preferably by at least 30%. In some implementations, this has the advantage of reducing the injection efficiency of the body. Buffer region 270 is shown and described in further detail with respect to FIGS. 15 and 16. In some implementations, the light doping of buffer region 270 is contrary to known regions associated with or deeper than the body, which are typically as heavily doped as possible to prevent false triggering of the parasitic transistor and/or to enhance injection efficiency of the body region into the epitaxial layer. Contrary to the state of the art, the light doping of buffer region 270, in some implementations, has the advantage of reducing Qrr while mitigating these effects.

[0070] Blocking material 902 remains in place, and further p-type material is injected into buffer region 270 and body regions 208 via gaps in the blocking material 902 as indicated by an arrow.

[0071] FIG. 11 is a cross-sectional view of an intermediate structure 1100 for manufacturing power MOSFET 200. Intermediate structure 1000 includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, source regions 202, buffer region 270, and p+ region 216, which was formed by the injection of p-type doping material described with respect to FIG. 10. P+ region 216 has a higher p-type doping concentration than body regions 208, and higher p-type doping concentration than buffer 270, but is shallower than body regions 208 and buffer 270.

[0072] Intermediate structure 1100 is shown with blocking material 902 as removed, e.g., by a suitable solvent, after p+region 216 is formed.

[0073] FIG. 12 is a cross-sectional view of an intermediate structure 1200 for manufacturing power MOSFET 200. Intermediate structure 1200 includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, source regions 202, buffer region 270, p+ region 216, and an oxide layer 212 forming the gate oxide grown thermally in a region 260 on a top surface of wafer 250. Any suitable oxide or other insulator is usable in other implementations. In this example, oxide layer 212 includes silicon dioxide (SiO2). In this example, oxide layer 212 is formed by first forming an oxide layer 212A. The gate 206 (preferably polysilicon material) is deposited on oxide layer 212B is deposited on top of the gate 206 and oxide layer 212A to form oxide layer 212.

[0074] FIG. 13 is a cross-sectional view of an intermediate structure 1300 for manufacturing power MOSFET 200. Intermediate structure 1300 includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, source regions 202, buffer region 270, p+ region 216, and oxide layer 212.

[0075] Oxide layer 212 is selectively removed from a portion of region 260 to expose p+ region 216 and source regions 202, e.g., by a mask and etch process or other suitable process. Source metal 214 is deposited in the resulting gap in oxide layer 212, on top of p+ region 216 and source regions 202. P+ region 216 and source regions 202 are shorted together by source metal 214. Source metal 214 is deposited by sputtering, vapor deposition, or any other suitable process.

[0076] Through masking and etching or other suitable processes, gate regions 206 are grown on top of a field oxide portion of oxide 212, and further oxide 212 is grown on top of gate region 206. Gate region 206 is formed from polysilicon material, or any other suitable material.

[0077] FIG. 14 is a flow chart which illustrates a method 1400 for manufacturing a power MOSFET, such as power MOSFET 200 shown and described with respect to FIG. 2, in the manner described with respect to FIGS. 5-13. It is noted that some implementations omit certain steps, reorder steps, and/or include additional steps.

[0078] In step 1402 a blocking material is deposited on a surface of an intermediate structure and patterned to expose

areas of the die for implantation of p-type dopant to form body regions in the die, for manufacturing a power MOS-FET.

[0079] In some implementations, the intermediate structure includes a wafer 250, drain region 204, n- region 210, and n-epitaxial region 218, as shown and described with respect to FIG. 5, and the blocking material is deposited on the top surface of wafer 250, in region 260, in such a way as to selectively prevent diffusion of doping materials into wafer 250, as shown and described with respect to FIG. 5. [0080] In a preferred embodiment, the blocking material includes silicon dioxide, which is patterned and etched using a photoresist process. The photoresist is removed and the oxide layer remains as a Hard Mask (HM). In some implementations, this has the advantage of defining a self-aligned region relative to this layer by adding another oxide deposition and doing a so-called "spacer etch" (commonly known in the field) thus giving the ability to self-align two independent implant layers.

[0081] In step 1404, p-type material is implanted in the exposed areas of the intermediate structure to form body regions in the die. After the body regions are formed in the intermediate structure, the blocking material (HM) is not removed.

[0082] In some implementations, the intermediate structure includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, and blocking material 502, as shown and described with respect to FIG. 6. P-type doping material is injected into n-epitaxial region 218 via gaps in the blocking material 502 as indicated by arrows in FIG. 6. The injected p-type doping material forms body regions 208 in intermediate structure 600 as shown. It is noted that other body regions are shown formed in wafer 250. Such regions form a part of other devices in the wafer, in some implementations.

[0083] In step 1406 a blocking material, preferably silicon dioxide, is deposited on top of the original HM defined in step 1404 the surface of the intermediate structure and patterned by a spacer etch process, which in some implementations is a "dry" or plasma type etch, to expose areas of the die for implantation of n-type dopant to form source regions in the die. In some implementations, this has the advantage of aligning the n-source to the body region to precisely control the channel length of the MOSFET.

[0084] In some implementations, the intermediate structure includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, and body regions 208, and the blocking material, such as an oxide material, is deposited in region 260 on a top surface of wafer 250, as shown and described with respect to FIG. 7. The blocking material is disposed on the top surface of wafer 250 and on top of the HM of step 1404, in region 260, in such a way as to selectively prevent diffusion of doping materials into wafer 250.

[0085] In step 1408, n-type material is implanted in the exposed areas of the intermediate structure to form source regions in the die. After the source regions are formed in the intermediate structure, the blocking material is removed, e.g., by a suitable solvent.

[0086] In some implementations, the intermediate structure includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, and blocking material 702 as shown and described with respect to FIG. 8. The n-type doping material is injected into body regions 208

via gaps in the blocking material **702** as indicated by arrows in FIG. **8**. The injected n-type doping material forms source regions **202** in intermediate structure as shown in FIG. **8**. It is noted that other source regions are shown formed in wafer **250**. Such regions form a part of other devices in the wafer, in some implementations.

[0087] In step 1410, blocking material is deposited on the surface of the intermediate structure and patterned to expose areas of the die for implantation of p-type dopant to form a buffer region in the die. In some implementations, the intermediate structure includes wafer 250, drain region 204, n-region 210, n-epitaxial region 218, body regions 208, and source regions 202 as shown and described with respect to FIG. 9. The blocking material, such as a photoresist material, is deposited in region 260 on a top surface of wafer 250. The blocking material is disposed on the top surface of wafer 250, in region 260, in such a way as to selectively prevent diffusion of doping materials into wafer 250.

[0088] In step 1412, p-type doping material is implanted in the exposed areas of the intermediate structure to form the buffer region in the die. In some implementations, the p-type doping material is implanted into n-epitaxial region 218 between body regions 208 via gaps in the blocking material 902 as indicated by an arrow, as shown and described with respect to FIG. 10.

[0089] In step 1414, further p-type material is implanted in the exposed areas of the intermediate structure to form a p+region in the die, and the blocking material is removed, e.g., using a suitable solvent. In some implementations, the further p-type material is injected into buffer region 270 and body regions 208 via gaps in the blocking material 902 as indicated by an arrow as shown and described with respect to FIG. 10 to yield the intermediate structure as shown and described with respect to FIG. 11.

[0090] In step 1416, an insulator is thermally grown at high temperatures or deposited on the surface of the intermediate structure. Any suitable oxide or other insulator is usable in some implementations. In this example, the insulator includes silicon dioxide (SiO2). In some implementations, the intermediate structure includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, source regions 202, buffer region 270, p+region 216, and the insulator is an oxide layer 212 grown in a region 260 on a top surface of wafer 250 as shown and described with respect to FIG. 12. After the thermal or deposited oxide, a polysilicon layer is defined and patterned to form the gate of the MOSFET.

[0091] In step 1418, the insulator is patterned and etched to expose the source regions and p+ region, and in step 1420, metal is deposited on the exposed source regions and p+ region to form a source contact and to short the source regions and p+ region together. Gate regions are formed above the thermally grown or deposited insulator by etching a deposited polysilicon layer to form the gate of the MOS-FET. In some implementations, the intermediate structure includes wafer 250, drain region 204, n- region 210, n-epitaxial region 218, body regions 208, source regions 202, buffer region 270, p+ region 216, and oxide layer 212 as shown and described with respect to FIG. 13. The insulator (e.g., as oxide layer 212) is selectively removed from a portion of region 260 to expose p+ region 216 and source regions 202, e.g., by a mask and etch process or other suitable process. Source metal 214 is deposited in the resulting gap in oxide layer 212, on top of p+ region 216 and source regions 202. P+ region 216 and source regions 202 are shorted together by source metal 214. Source metal 214 is deposited by sputtering, vapor deposition, or any other suitable process. Through masking and etching or other suitable processes, gate regions 206 are grown on top of a field oxide portion of oxide 212, and further oxide 212 is grown on top of gate region 206. Gate region 206 is formed from polysilicon material, or any other suitable material.

[0092] FIG. 15 is a cross-sectional view of example power MOSFET 200, as shown and described with respect to FIG. 2, labeled with an axis A and relative doping types and concentrations for layers 216, 270, 218, 210, 204. Axis A passes through layers 216, 270, 218, 210, 204, respectively. [0093] FIG. 16 is a line graph illustrating relative doping concentrations in the regions of MOSFET 200 along axis A of FIG. 15. The line graph illustrates the relative doping concentration (on a logarithmic scale) of regions 216, 270, 218, 210, 204, respectively. Between each region along the axis are transition regions where the doping concentration gradually changes. For example, segment W of the line graph illustrates the transition region between regions 216 and 270. Segment X of the line graph illustrates the transition region between regions 270 and 218. Segment Y of the line graph illustrates the transition region between regions 218 and 210. Segment Z of the line graph illustrates the transition region between regions 210 and 204. It is noted that the transition in doping concentration between the buffer region 270 and epitaxial region 218, illustrated by segment X, is relatively minimal.

**[0094]** The minimal transition, illustrated by segment X, causes the reverse recovery charge ( $Q_{RR}$ ) in power MOSFET **200** to be relatively lower than in power MOSFETs that do not share this feature. Accordingly, the reverse recovery time ( $t_{RR}$ ) is also relatively lower in power MOSFET **200**. This can have the advantage of increasing the switching speed of power MOSFET **200**.

[0095] For comparison, FIG. 18 is a line graph illustrating relative doping concentrations in the regions of MOSFET 100 along axis A of FIG. 17. The line graph illustrates the relative doping concentration (on a logarithmic scale) of regions 116, 108, 118, 110, 104, respectively.

[0096] Between each region along the axis are transition regions where the doping concentration gradually changes. For example, segment Q of the line graph illustrates the transition region between regions 116 and 108. Segment R of the line graph illustrates the transition region between regions 108 and 118. Segment S of the line graph illustrates the transition region between regions 118 and 110. Segment T of the line graph illustrates the transition region between regions 110 and 104. It is noted that the transition in doping concentration between the body region 108 and epitaxial region 118, illustrated by segment R, is relatively great as compared with segment X, as shown and described with respect to FIGS. 15 and 16.

[0097] The relatively greater transition, illustrated by segment R, causes the reverse recovery charge  $(Q_{RR})$  is in power MOSFET 100 to be relatively greater than in power MOSFET 200. Accordingly, the reverse recovery time  $(t_{RR})$  is also relatively greater in power MOSFET 100. Thus, in some implementations, power MOSFET 100 has a slower switching speed than power MOSFET 200.

[0098] It should be understood that many variations are possible based on the disclosure herein. Although features and elements are described above in particular combina-

tions, each feature or element can be used alone without the other features and elements or in various combinations with or without other features and elements.

1. A metal oxide silicon field effect transistor (MOSFET), comprising:

two source regions;

- a drain region;
- two body regions, each of the two body regions contacting a different one of the two source regions; and
- a buffer region disposed between and contacting the two body regions, the buffer region comprising a region of a same dopant type material as the two body regions which extends from one of the two body regions to the other of the two body regions;
- wherein a doping concentration of the buffer region is less than a doping concentration of the two body regions; and
- wherein the buffer region extends further into an epitaxial layer than each of the two body regions.
- 2. (canceled)
- 3. The MOSFET of claim 1, wherein the two body regions comprise a p-type material, and the buffer region comprises another p-type material doped to a lower concentration than the p-type material of the two body regions.
- **4**. The MOSFET of claim **1**, wherein a body diode of the MOSFET includes the buffer region.
- **5**. The MOSFET of claim **1**, a body diode of the MOSFET includes a P-N junction between the buffer region and an epitaxial layer of the MOSFET.
- **6**. The MOSFET of claim **1**, wherein a P-N junction between the buffer region and an epitaxial layer of the MOSFET forms a depletion layer when the source regions and the drain region are reverse biased.
- 7. The MOSFET of claim 1, wherein a reverse recovery charge in a P-N junction between the buffer region and an epitaxial layer of the MOSFET recombines to form a depletion layer when the source regions and the drain region are reverse biased.
- **8**. A method for manufacturing a metal oxide silicon field effect transistor (MOSFET), the method comprising:
  - implanting a doping material in a die between two body regions to form a buffer region disposed between the two body regions, the buffer region comprising a region of a same dopant type material as the two body regions which extends from one of the two body regions to the other of the two body regions;
  - wherein a doping concentration of the buffer region is less than a doping concentration of the two body regions; and
  - wherein the buffer region extends further into an epitaxial layer than the two body regions.
  - 9. (canceled)

- 10. The method of claim 8, wherein the two body regions comprise a p-type material, and the buffer region comprises another p-type material doped to a lower concentration than the p-type material of the two body regions.
- 11. The method of claim 8, wherein the buffer region comprises a portion of a body diode of the MOSFET.
- 12. The method of claim 8, wherein the buffer region comprises a portion of a body diode of a MOSFET that includes a P-N junction between the buffer region and an epitaxial layer of the MOSFET.
- 13. The method of claim 8, wherein a P-N junction between the buffer region and an epitaxial layer of the MOSFET forms a depletion layer when a source region and a drain region of the MOSFET are reverse biased.
- 14. The method of claim 8, wherein a reverse recovery charge in a P-N junction between the buffer region and an epitaxial layer of the MOSFET recombines to form a depletion layer when a source region and a drain region of the MOSFET are reverse biased.
  - 15. A semiconductor device comprising:
  - a source; and
  - a drain;
  - wherein a diode of the semiconductor device, disposed between the source and the drain, comprises a buffer region disposed between two body regions and comprising a region of a same dopant type material as the two body regions which extends from one of the two body regions to the other of the two body regions, at least one of the two body regions contacting the source;
  - wherein a doping concentration of the buffer region is less than a doping concentration of the two body regions; and
  - wherein the buffer region extends further into an epitaxial layer than the two body regions.
  - 16. (canceled)
- 17. The semiconductor device of claim 15, wherein the body regions comprise p-type material doped to a first dopant concentration, and the buffer region comprises p-type material doped to a second dopant concentration that is lower than the first dopant concentration.
- **18**. The semiconductor device of claim **15**, wherein the diode comprises an intrinsic diode of a metal oxide semiconductor field effect transistor (MOSFET).
- 19. The semiconductor device of claim 15, wherein the diode includes a P-N junction between the buffer region and an epitaxial region.
- 20. The semiconductor device of claim 15, wherein a P-N junction between the buffer region and an epitaxial region forms a depletion layer when the source and the drain are reverse biased.

\* \* \* \* \*