

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent
Kind Code
Date of Patent
Inventor(s)

12395087
B1
August 19, 2025
Vinciarelli; Patrizio et al.

Power distribution architecture with series-connected bus converter

Abstract

Apparatus for power conversion are provided. One apparatus includes a power converter including an input circuit and an output circuit. The power converter is configured to receive power from a source for providing power at a DC source voltage $V_{sub.S}$. The power converter is adapted to convert power from the input circuit to the output circuit at a substantially fixed voltage transformation ratio $K_{sub.DC} = V_{sub.OUT} / V_{sub.IN}$ at an output current, wherein $V_{sub.IN}$ is an input voltage and $V_{sub.OUT}$ is an output voltage. The input circuit and at least a portion of the output circuit are connected in series across the source, such that an absolute value of the input voltage $V_{sub.IN}$ applied to the input circuit is approximately equal to the absolute value of the DC source voltage $V_{sub.S}$ minus a number N times the absolute value of the output voltage $V_{sub.OUT}$, where N is at least 1.

Inventors: Vinciarelli; Patrizio (Boston, MA), D'Amico; Andrew (Marina Del Rey, CA)
Applicant: Vicor Corporation (Andover, MA)
Family ID: 1000007521184
Assignee: Vicor Corporation (Andover, MA)
Appl. No.: 18/323974
Filed: May 25, 2023

Related U.S. Application Data

continuation parent-doc US 17385384 20210726 US 11705820 child-doc US 18323974
continuation parent-doc US 16781070 20200204 US 11075583 20210727 child-doc US 17385384
continuation parent-doc US 16022636 20180628 US 10594223 20200317 child-doc US 16781070
continuation parent-doc US 13933252 20130702 US 10199950 20190205 child-doc US 16022636

Publication Classification

Int. Cl.: H02M3/335 (20060101); H02M3/158 (20060101); H02M1/00 (20060101)

U.S. Cl.:

CPC H02M3/33576 (20130101); H02M3/158 (20130101); H02M3/33561 (20130101); H02M1/0058 (20210501); H02M1/0064 (20210501); H02M1/0093 (20210501)

Field of Classification Search

CPC: H02M (3/33576)

USPC: 307/31

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
443441	12/1889	Hanson	N/A	N/A
1181803	12/1915	Sargent	N/A	N/A
2042274	12/1935	Pollock	N/A	N/A
2497534	12/1949	Campbell	N/A	N/A
2852730	12/1957	Henry	N/A	N/A
2902862	12/1958	Twiford	N/A	N/A
2953738	12/1959	Bright	N/A	N/A
3008068	12/1960	Jacobus et al.	N/A	N/A
3008506	12/1960	Hicks	N/A	N/A
3029398	12/1961	McComb	N/A	N/A

3083328	12/1962	Paul et al.	N/A	N/A
3141140	12/1963	Rich	N/A	N/A
3146406	12/1963	Jacobus	N/A	N/A
3161837	12/1963	Lloyd	N/A	N/A
3174042	12/1964	Effner	N/A	N/A
3229111	12/1965	Rudolf et al.	N/A	N/A
3241035	12/1965	Rhyne	N/A	N/A
3295042	12/1965	Evalds et al.	N/A	N/A
3307073	12/1966	McLaughlin	N/A	N/A
3313996	12/1966	Lingle	N/A	N/A
3343073	12/1966	Orland	N/A	N/A
3400325	12/1967	Webb	N/A	N/A
3435375	12/1968	Miller	N/A	N/A
3443194	12/1968	Cielo	N/A	N/A
3448370	12/1968	Harrigan	N/A	N/A
3454853	12/1968	Hawkins et al.	N/A	N/A
3458798	12/1968	Frang et al.	N/A	N/A
3459957	12/1968	Kelley	N/A	N/A
3471747	12/1968	Gershen	N/A	N/A
3495157	12/1969	Nercessian	N/A	N/A
3506908	12/1969	Resch	N/A	N/A
3514692	12/1969	Lingle	N/A	N/A
3517301	12/1969	Huber	N/A	N/A
3553428	12/1970	McGhee	N/A	N/A
3564393	12/1970	Williamson	N/A	N/A
3569818	12/1970	Dahlinger et al.	N/A	N/A
3573483	12/1970	White	N/A	N/A
3573494	12/1970	Haupt et al.	N/A	N/A
3573508	12/1970	Harris	N/A	N/A
3573544	12/1970	Zonis et al.	N/A	N/A
3573597	12/1970	Genuit et al.	N/A	N/A
3579026	12/1970	Paget	N/A	N/A
3581186	12/1970	Weinberger	N/A	N/A
3582754	12/1970	Hoffmann et al.	N/A	N/A
3582758	12/1970	Gunn	N/A	N/A
3584289	12/1970	Bishop et al.	N/A	N/A
3588595	12/1970	Silvers	N/A	N/A
3599073	12/1970	Wilson et al.	N/A	N/A
3604920	12/1970	Niles	N/A	N/A
3619713	12/1970	Biega et al.	N/A	N/A
3629648	12/1970	Brown et al.	N/A	N/A
3629725	12/1970	Chun	N/A	N/A
3638099	12/1971	Centala	N/A	N/A
3643152	12/1971	Matsumura et al.	N/A	N/A
3646395	12/1971	De Pratti	N/A	N/A
3657631	12/1971	Martens et al.	N/A	N/A
3660672	12/1971	Berger et al.	N/A	N/A
3663941	12/1971	Pasciutti	N/A	N/A
3665203	12/1971	Barnett	N/A	N/A
3668508	12/1971	Archer et al.	N/A	N/A
3684891	12/1971	Sieron	N/A	N/A
3696286	12/1971	Ule	N/A	N/A
3704381	12/1971	Nercessian	N/A	N/A
3710231	12/1972	Baker	N/A	N/A
3714545	12/1972	Chiffert	N/A	N/A
3733538	12/1972	Kernick et al.	N/A	N/A
3735235	12/1972	Hamilton et al.	N/A	N/A
3737755	12/1972	Calkin et al.	N/A	N/A
3742242	12/1972	Morio et al.	N/A	N/A
3743861	12/1972	Bolmgren	N/A	N/A
3751676	12/1972	Igarashi et al.	N/A	N/A
3753071	12/1972	Engel et al.	N/A	N/A
3753076	12/1972	Zelina	N/A	N/A
3754177	12/1972	O'Reilly	N/A	N/A
3757195	12/1972	Sklarroof	N/A	N/A
3769545	12/1972	Crane	N/A	N/A
3771040	12/1972	Fletcher et al.	N/A	N/A
3781505	12/1972	Steigerwald	N/A	N/A
3781638	12/1972	Anderson et al.	N/A	N/A
3787730	12/1973	Ray	N/A	N/A
3805094	12/1973	Orlando	N/A	N/A
3816810	12/1973	Friedman et al.	N/A	N/A
3818237	12/1973	Straus	N/A	N/A
3818312	12/1973	Luursema et al.	N/A	N/A
3820008	12/1973	Guarnaschelli	N/A	N/A

3824450	12/1973	Johnson et al.	N/A	N/A
3845404	12/1973	Trilling	N/A	N/A
3848175	12/1973	Demarest	N/A	N/A
3851240	12/1973	Walker et al.	N/A	N/A
3851278	12/1973	Isono	N/A	N/A
3859638	12/1974	Hume	N/A	N/A
3873846	12/1974	Morio et al.	N/A	N/A
3879647	12/1974	Hamilton et al.	N/A	N/A
3879652	12/1974	Billings	N/A	N/A
3904950	12/1974	Judd et al.	N/A	N/A
3909695	12/1974	Peck	N/A	N/A
3909700	12/1974	Ferro	N/A	N/A
3912940	12/1974	Vince	N/A	N/A
3913002	12/1974	Steigerwald et al.	N/A	N/A
3913036	12/1974	Hook	N/A	N/A
3916289	12/1974	Lynch	N/A	N/A
3919656	12/1974	Sokal et al.	N/A	N/A
3927363	12/1974	Mitchell et al.	N/A	N/A
3930196	12/1974	Park et al.	N/A	N/A
3932764	12/1975	Corey	N/A	N/A
3938024	12/1975	Clarke	N/A	N/A
3940682	12/1975	Park et al.	N/A	N/A
3949238	12/1975	Brookes	N/A	N/A
3959716	12/1975	Gilbert et al.	N/A	N/A
3974397	12/1975	Killough	N/A	N/A
3976932	12/1975	Collins	N/A	N/A
3986052	12/1975	Hunter	N/A	N/A
3986097	12/1975	Woods	N/A	N/A
3989995	12/1975	Peterson	N/A	N/A
3991319	12/1975	Servos et al.	N/A	N/A
4005335	12/1976	Perper	N/A	N/A
4007413	12/1976	Fisher et al.	N/A	N/A
4010381	12/1976	Fickenscher et al.	N/A	N/A
4011518	12/1976	Irvine et al.	N/A	N/A
4017746	12/1976	Miller	N/A	N/A
4017783	12/1976	Assow et al.	N/A	N/A
4017784	12/1976	Simmons et al.	N/A	N/A
4027228	12/1976	Collins	N/A	N/A
4037271	12/1976	Keller	N/A	N/A
4044268	12/1976	Hammel et al.	N/A	N/A
4051445	12/1976	Boschert	N/A	N/A
4058369	12/1976	Bentley et al.	N/A	N/A
4060757	12/1976	McMurray	N/A	N/A
4066945	12/1977	Korte, Jr.	N/A	N/A
4074182	12/1977	Weischedel	N/A	N/A
4078247	12/1977	Albrecht	N/A	N/A
4104539	12/1977	Hase	N/A	N/A
4106084	12/1977	Gibert	N/A	N/A
4109192	12/1977	Burbank et al.	N/A	N/A
4114048	12/1977	Hull et al.	N/A	N/A
4115704	12/1977	Hannemann et al.	N/A	N/A
4122359	12/1977	Breikss	N/A	N/A
4126793	12/1977	De Vries	N/A	N/A
4128868	12/1977	Gamble	N/A	N/A
4131860	12/1977	Fyot	N/A	N/A
4140959	12/1978	Powell	N/A	N/A
4150423	12/1978	Boschert	N/A	N/A
4177389	12/1978	Schott	N/A	N/A
4184197	12/1979	Cuk et al.	N/A	N/A
4187458	12/1979	Milberger et al.	N/A	N/A
4194147	12/1979	Payne et al.	N/A	N/A
4205368	12/1979	Erche et al.	N/A	N/A
4207475	12/1979	Nercessian	N/A	N/A
4208594	12/1979	Guicheteau	N/A	N/A
4208706	12/1979	Suzuki et al.	N/A	N/A
4209710	12/1979	Quarton	N/A	N/A
4210858	12/1979	Ford et al.	N/A	N/A
4210958	12/1979	Ikenoue et al.	N/A	N/A
4238690	12/1979	Clarke	N/A	N/A
4238691	12/1979	Ebert, Jr.	N/A	N/A
4241261	12/1979	Ebert, Jr.	N/A	N/A
4245194	12/1980	Fahlen et al.	N/A	N/A
4245286	12/1980	Paulkovich et al.	N/A	N/A
4251857	12/1980	Shelly	N/A	N/A
4253136	12/1980	Nanko	N/A	N/A

4254459	12/1980	Belson	N/A	N/A
4257087	12/1980	Cuk	N/A	N/A
4257089	12/1980	Ravis	N/A	N/A
4262214	12/1980	Patel	N/A	N/A
4268476	12/1980	Raible	N/A	N/A
4270164	12/1980	Wyman et al.	N/A	N/A
4270165	12/1980	Carpenter et al.	N/A	N/A
4272806	12/1980	Metzger	N/A	N/A
4274133	12/1980	Cuk et al.	N/A	N/A
4275317	12/1980	Frosch et al.	N/A	N/A
4276594	12/1980	Morley	N/A	N/A
4277726	12/1980	Burke	N/A	N/A
4277728	12/1980	Stevens	N/A	N/A
4288739	12/1980	Nercessian	N/A	N/A
4288865	12/1980	Graham	N/A	N/A
4292581	12/1980	Tan	N/A	N/A
4293902	12/1980	White	N/A	N/A
4293904	12/1980	Brooks et al.	N/A	N/A
4297590	12/1980	Vail	N/A	N/A
4300191	12/1980	Baranowski et al.	N/A	N/A
4301496	12/1980	Schwarz	N/A	N/A
4302803	12/1980	Shelly	N/A	N/A
4307441	12/1980	Bello	N/A	N/A
4310771	12/1981	Wyatt et al.	N/A	N/A
4313060	12/1981	Fickenscher et al.	N/A	N/A
4315207	12/1981	Apfel	N/A	N/A
4316097	12/1981	Reynolds	N/A	N/A
4317056	12/1981	Alberts	N/A	N/A
4318007	12/1981	Rizzi	N/A	N/A
4318164	12/1981	Onodera et al.	N/A	N/A
4322817	12/1981	Kuster	N/A	N/A
4323787	12/1981	Sato et al.	N/A	N/A
4323788	12/1981	Smith	N/A	N/A
4323962	12/1981	Steigerwald	N/A	N/A
4325017	12/1981	Schade, Jr.	N/A	N/A
4327298	12/1981	Burgin	N/A	N/A
4328482	12/1981	Belcher et al.	N/A	N/A
4330816	12/1981	Imazeki et al.	N/A	N/A
4334263	12/1981	Adachi	N/A	N/A
4336587	12/1981	Boettcher et al.	N/A	N/A
4344122	12/1981	Jones	N/A	N/A
4344124	12/1981	Panicali	N/A	N/A
4346342	12/1981	Carollo	N/A	N/A
4347558	12/1981	Kalinsky	N/A	N/A
4353113	12/1981	Billings	N/A	N/A
4355884	12/1981	Honda et al.	N/A	N/A
4356541	12/1981	Ikenoue et al.	N/A	N/A
4357654	12/1981	Ikenoue et al.	N/A	N/A
4368409	12/1982	Sivanesan et al.	N/A	N/A
4371919	12/1982	Andrews et al.	N/A	N/A
4381457	12/1982	Wiles	N/A	N/A
4386394	12/1982	Kocher et al.	N/A	N/A
4393316	12/1982	Brown	N/A	N/A
4395639	12/1982	Bring	N/A	N/A
4398156	12/1982	Aaland	N/A	N/A
4399499	12/1982	Butcher et al.	N/A	N/A
4403269	12/1982	Carroll	N/A	N/A
4415960	12/1982	Clark, Jr.	N/A	N/A
4423341	12/1982	Shelly	N/A	N/A
4427899	12/1983	Bruns	N/A	N/A
4438411	12/1983	Rubin et al.	N/A	N/A
4441070	12/1983	Davies et al.	N/A	N/A
4442339	12/1983	Mizuno et al.	N/A	N/A
4443840	12/1983	Geissler et al.	N/A	N/A
4449173	12/1983	Nishino et al.	N/A	N/A
4449174	12/1983	Ziesse	N/A	N/A
4449175	12/1983	Ishii et al.	N/A	N/A
4451743	12/1983	Suzuki et al.	N/A	N/A
4451876	12/1983	Ogata	N/A	N/A
4465966	12/1983	Long et al.	N/A	N/A
4471289	12/1983	Duley et al.	N/A	N/A
4473756	12/1983	Brigden et al.	N/A	N/A
4476399	12/1983	Yoshida et al.	N/A	N/A
4479175	12/1983	Gille et al.	N/A	N/A
4484084	12/1983	Cheffer	N/A	N/A

4499531	12/1984	Bray	N/A	N/A
4504895	12/1984	Steigerwald	N/A	N/A
4519024	12/1984	Federico et al.	N/A	N/A
4520296	12/1984	Lepper et al.	N/A	N/A
4523265	12/1984	Deprez	N/A	N/A
4524411	12/1984	Willis	N/A	N/A
4524413	12/1984	Ikenoue et al.	N/A	N/A
4527228	12/1984	Chi Yu	N/A	N/A
4528459	12/1984	Wiegel	N/A	N/A
4533986	12/1984	Jones	N/A	N/A
4535399	12/1984	Szepesi	N/A	N/A
4536700	12/1984	Bello et al.	N/A	N/A
4538073	12/1984	Freige et al.	N/A	N/A
4538101	12/1984	Shimpo et al.	N/A	N/A
4539487	12/1984	Ishii	N/A	N/A
4546421	12/1984	Bello et al.	N/A	N/A
4553039	12/1984	Stifter	N/A	N/A
4556802	12/1984	Harada et al.	N/A	N/A
4561046	12/1984	Kuster	N/A	N/A
4562522	12/1984	Adams et al.	N/A	N/A
4564800	12/1985	Jurjans	N/A	N/A
4566059	12/1985	Gallios et al.	N/A	N/A
4571551	12/1985	Trager	N/A	N/A
4575640	12/1985	Martin	N/A	N/A
4578631	12/1985	Smith	N/A	N/A
4584635	12/1985	MacInnis et al.	N/A	N/A
4586119	12/1985	Sutton	N/A	N/A
4587604	12/1985	Nerone	N/A	N/A
4591782	12/1985	Germer	N/A	N/A
4593213	12/1985	Vesce et al.	N/A	N/A
4605999	12/1985	Bowman et al.	N/A	N/A
4607195	12/1985	Valkestijn et al.	N/A	N/A
4607323	12/1985	Sokal et al.	N/A	N/A
4618919	12/1985	Martin, Jr.	N/A	N/A
4621313	12/1985	Kiteley	N/A	N/A
4622511	12/1985	Moore	N/A	N/A
4622629	12/1985	Glennon	N/A	N/A
4626982	12/1985	Huber	N/A	N/A
4628426	12/1985	Steigerwald	N/A	N/A
4635179	12/1986	Carsten	N/A	N/A
4638175	12/1986	Bradford et al.	N/A	N/A
4642475	12/1986	Fischer et al.	N/A	N/A
4642743	12/1986	Radcliffe	N/A	N/A
4644440	12/1986	Kenny et al.	N/A	N/A
4648017	12/1986	Nerone	N/A	N/A
4651020	12/1986	Kenny et al.	N/A	N/A
4652769	12/1986	Smith et al.	N/A	N/A
4659942	12/1986	Volp	N/A	N/A
4663699	12/1986	Wilkinson	N/A	N/A
4670661	12/1986	Ishikawa	N/A	N/A
4672517	12/1986	Mandelcorn	N/A	N/A
4672518	12/1986	Murdock	N/A	N/A
4672528	12/1986	Park et al.	N/A	N/A
4674019	12/1986	Martinelli	N/A	N/A
4675796	12/1986	Gautherin et al.	N/A	N/A
4677311	12/1986	Morita	N/A	N/A
4677534	12/1986	Okochi	N/A	N/A
4680688	12/1986	Inou et al.	N/A	N/A
4680689	12/1986	Payne et al.	N/A	N/A
4683528	12/1986	Snow et al.	N/A	N/A
4685039	12/1986	Inou et al.	N/A	N/A
4688160	12/1986	Fraidlin	N/A	N/A
4691273	12/1986	Kuwata et al.	N/A	N/A
4694384	12/1986	Steigerwald et al.	N/A	N/A
4694386	12/1986	De Sartre	N/A	N/A
4695935	12/1986	Oen et al.	N/A	N/A
4697136	12/1986	Ishikawa	N/A	N/A
4698738	12/1986	Miller et al.	N/A	N/A
4706177	12/1986	Josephson	N/A	N/A
4709316	12/1986	Ngo et al.	N/A	N/A
4709318	12/1986	Gephart et al.	N/A	N/A
4716514	12/1986	Patel	N/A	N/A
4717833	12/1987	Small	N/A	N/A
4727308	12/1987	Huljak et al.	N/A	N/A
4727469	12/1987	Kammiller	N/A	N/A

4730242	12/1987	Divan	N/A	N/A
4733102	12/1987	Nakayama et al.	N/A	N/A
4734839	12/1987	Barthold	N/A	N/A
4734844	12/1987	Rhoads	N/A	N/A
4734924	12/1987	Yahata et al.	N/A	N/A
4745299	12/1987	Eng et al.	N/A	N/A
4745538	12/1987	Cross et al.	N/A	N/A
4747034	12/1987	Dickey	N/A	N/A
4748550	12/1987	Okado	N/A	N/A
4754160	12/1987	Ely	N/A	N/A
4754161	12/1987	Fox	N/A	N/A
4760276	12/1987	Lethellier	N/A	N/A
4763237	12/1987	Wieczorek	N/A	N/A
4768141	12/1987	Hubertus et al.	N/A	N/A
4772994	12/1987	Harada et al.	N/A	N/A
4777382	12/1987	Reingold	N/A	N/A
4777575	12/1987	Yamato et al.	N/A	N/A
4779185	12/1987	Musil	N/A	N/A
4782241	12/1987	Baker et al.	N/A	N/A
4783728	12/1987	Hoffman	N/A	N/A
4785387	12/1987	Lee et al.	N/A	N/A
4788450	12/1987	Wagner	N/A	N/A
4788634	12/1987	Schlecht et al.	N/A	N/A
4794506	12/1987	Hino et al.	N/A	N/A
4796173	12/1988	Steigerwald	N/A	N/A
4800479	12/1988	Bupp	N/A	N/A
4805078	12/1988	Munz	N/A	N/A
4809148	12/1988	Barn	N/A	N/A
4811191	12/1988	Miller	N/A	N/A
4812672	12/1988	Cowan et al.	N/A	N/A
4814962	12/1988	Magalhaes et al.	N/A	N/A
4814965	12/1988	Petersen	N/A	N/A
4823249	12/1988	Garcia, II	N/A	N/A
4825348	12/1988	Steigerwald et al.	N/A	N/A
4829216	12/1988	Rodriguez-Cavazos	N/A	N/A
4833582	12/1988	Kupka	N/A	N/A
4841160	12/1988	Yon et al.	N/A	N/A
4853832	12/1988	Stuart	N/A	N/A
4853837	12/1988	Gulczynski	N/A	N/A
4855858	12/1988	Boertzel et al.	N/A	N/A
4855888	12/1988	Henze et al.	N/A	N/A
4860184	12/1988	Tabisz et al.	N/A	N/A
4860185	12/1988	Brewer et al.	N/A	N/A
4860188	12/1988	Bailey et al.	N/A	N/A
4860189	12/1988	Hitchcock	N/A	N/A
4864479	12/1988	Steigerwald et al.	N/A	N/A
4864483	12/1988	Divan	N/A	N/A
4866588	12/1988	Rene	N/A	N/A
4866589	12/1988	Satoo et al.	N/A	N/A
4868729	12/1988	Suzuki	N/A	N/A
4870555	12/1988	White	N/A	N/A
4873616	12/1988	Fredrick et al.	N/A	N/A
4873618	12/1988	Fredrick et al.	N/A	N/A
4877972	12/1988	Sobhani et al.	N/A	N/A
4881014	12/1988	Okochi	N/A	N/A
4882646	12/1988	Genuit	N/A	N/A
4882664	12/1988	Pennington	N/A	N/A
4882665	12/1988	Choi et al.	N/A	N/A
4885674	12/1988	Varga et al.	N/A	N/A
4890210	12/1988	Myers	N/A	N/A
4890214	12/1988	Yamamoto	N/A	N/A
4893227	12/1989	Gallios et al.	N/A	N/A
4893228	12/1989	Orrick et al.	N/A	N/A
4896092	12/1989	Flynn	N/A	N/A
4899271	12/1989	Seiersen	N/A	N/A
4900885	12/1989	Inumada	N/A	N/A
4902508	12/1989	Badylak et al.	N/A	N/A
4903183	12/1989	Noguchi et al.	N/A	N/A
4903189	12/1989	Ngo et al.	N/A	N/A
4908857	12/1989	Burns et al.	N/A	N/A
4916599	12/1989	Traxler et al.	N/A	N/A
4920470	12/1989	Clements	N/A	N/A
4922397	12/1989	Heyman	N/A	N/A
4922404	12/1989	Ludwig et al.	N/A	N/A
4924170	12/1989	Henze	N/A	N/A

4926303	12/1989	Sturgeon	N/A	N/A
4929605	12/1989	Domet et al.	N/A	N/A
4931918	12/1989	Inou et al.	N/A	N/A
4935857	12/1989	Nguyen et al.	N/A	N/A
4937468	12/1989	Shekhawat et al.	N/A	N/A
4952849	12/1989	Fellows et al.	N/A	N/A
4953068	12/1989	Henze	N/A	N/A
4958268	12/1989	Nagagata et al.	N/A	N/A
4959764	12/1989	Bassett	N/A	N/A
4959766	12/1989	Jain	N/A	N/A
4961128	12/1989	Bloom	N/A	N/A
4975823	12/1989	Rilly et al.	N/A	N/A
4982149	12/1990	Shimanuki	N/A	N/A
5001318	12/1990	Noda	N/A	N/A
5006782	12/1990	Pelly	N/A	N/A
5008795	12/1990	Parsley et al.	N/A	N/A
5010261	12/1990	Steigerwald	N/A	N/A
5012401	12/1990	Barlage	N/A	N/A
5013980	12/1990	Stephens et al.	N/A	N/A
5016245	12/1990	Lobjinski et al.	N/A	N/A
5017800	12/1990	Divan	N/A	N/A
5019717	12/1990	McCurry et al.	N/A	N/A
5019719	12/1990	King	N/A	N/A
5019954	12/1990	Bourgeault et al.	N/A	N/A
5023766	12/1990	Laidler	N/A	N/A
5027002	12/1990	Thornton	N/A	N/A
5027264	12/1990	Dedoncker et al.	N/A	N/A
5029062	12/1990	Capel	N/A	N/A
5036452	12/1990	Loftus	N/A	N/A
5038264	12/1990	Steigerwald	N/A	N/A
5038265	12/1990	Paladel	N/A	N/A
5038266	12/1990	Callen et al.	N/A	N/A
5041777	12/1990	Riedger	N/A	N/A
5043859	12/1990	Korman et al.	N/A	N/A
5047911	12/1990	Sperzel et al.	N/A	N/A
5055722	12/1990	Latos et al.	N/A	N/A
5057698	12/1990	Widener et al.	N/A	N/A
5057986	12/1990	Henze et al.	N/A	N/A
5063338	12/1990	Capel et al.	N/A	N/A
5063489	12/1990	Inaba	N/A	N/A
5066900	12/1990	Bassett	N/A	N/A
5073848	12/1990	Steigerwald et al.	N/A	N/A
5077486	12/1990	Marson et al.	N/A	N/A
5079686	12/1991	Vinciarelli	N/A	N/A
5097403	12/1991	Smith	N/A	N/A
5099406	12/1991	Harada et al.	N/A	N/A
5101336	12/1991	Willocx et al.	N/A	N/A
5103110	12/1991	Housworth et al.	N/A	N/A
5103387	12/1991	Rosenbaum et al.	N/A	N/A
5105351	12/1991	Harada et al.	N/A	N/A
5111372	12/1991	Kameyama et al.	N/A	N/A
5111374	12/1991	Lai et al.	N/A	N/A
5113334	12/1991	Tuson et al.	N/A	N/A
5113337	12/1991	Steigerwald	N/A	N/A
5119013	12/1991	Sabroff	N/A	N/A
5119283	12/1991	Steigerwald et al.	N/A	N/A
5119284	12/1991	Fisher et al.	N/A	N/A
5122726	12/1991	Elliott et al.	N/A	N/A
5122945	12/1991	Marawi	N/A	N/A
5126651	12/1991	Gauen	N/A	N/A
5128603	12/1991	Wolfel	N/A	N/A
5132888	12/1991	Lo et al.	N/A	N/A
5132889	12/1991	Hitchcock et al.	N/A	N/A
5138184	12/1991	Keefe	N/A	N/A
5138249	12/1991	Capel	N/A	N/A
5140509	12/1991	Murugan	N/A	N/A
5140512	12/1991	O'Sullivan	N/A	N/A
5140514	12/1991	Tuusa et al.	N/A	N/A
5144547	12/1991	Masamoto	N/A	N/A
5146394	12/1991	Ishii et al.	N/A	N/A
5157269	12/1991	Jordan et al.	N/A	N/A
5159541	12/1991	Jain	N/A	N/A
5161241	12/1991	Kanai	N/A	N/A
5162663	12/1991	Combs et al.	N/A	N/A
5164609	12/1991	Poppe et al.	N/A	N/A

5168435	12/1991	Kobayashi et al.	N/A	N/A
5173846	12/1991	Smith	N/A	N/A
5177675	12/1992	Archer	N/A	N/A
5179512	12/1992	Fisher et al.	N/A	N/A
5206800	12/1992	Smith	N/A	N/A
5208740	12/1992	Ehsani	N/A	N/A
5216351	12/1992	Shimoda	N/A	N/A
5218522	12/1992	Phelps et al.	N/A	N/A
5221887	12/1992	Gulczynski	N/A	N/A
5224025	12/1992	Divan et al.	N/A	N/A
5233509	12/1992	Ghotbi	N/A	N/A
5235502	12/1992	Vinciarelli et al.	N/A	N/A
5237208	12/1992	Tominaga et al.	N/A	N/A
5237606	12/1992	Ziermann	N/A	N/A
5254930	12/1992	Daly	N/A	N/A
5255174	12/1992	Murugan	N/A	N/A
5264736	12/1992	Jacobson	N/A	N/A
5267135	12/1992	Tezuka et al.	N/A	N/A
5267137	12/1992	Goebel	N/A	N/A
5268830	12/1992	Loftus, Jr.	N/A	N/A
5272612	12/1992	Harada et al.	N/A	N/A
5272613	12/1992	Buthker	N/A	N/A
5274539	12/1992	Steigerwald et al.	N/A	N/A
5274543	12/1992	Loftus, Jr.	N/A	N/A
5289364	12/1993	Sakurai	N/A	N/A
5303138	12/1993	Rozman	N/A	N/A
5304875	12/1993	Smith	N/A	N/A
5305191	12/1993	Loftus, Jr.	N/A	N/A
5305192	12/1993	Bonte et al.	N/A	N/A
5343383	12/1993	Shinada et al.	N/A	N/A
5353212	12/1993	Loftus, Jr.	N/A	N/A
5355077	12/1993	Kates	N/A	N/A
5355293	12/1993	Carlstedt	N/A	N/A
5355294	12/1993	De Doncker et al.	N/A	N/A
5363323	12/1993	Lange	N/A	N/A
5377090	12/1993	Steigerwald	N/A	N/A
5383858	12/1994	Reilly et al.	N/A	N/A
5386359	12/1994	Nochi	N/A	N/A
5396403	12/1994	Patel	N/A	N/A
5396412	12/1994	Barlage	N/A	N/A
5398182	12/1994	Crosby	N/A	N/A
5400239	12/1994	Caine	N/A	N/A
5410467	12/1994	Smith et al.	N/A	N/A
5412308	12/1994	Brown	N/A	N/A
5412557	12/1994	Lauw	N/A	N/A
5424932	12/1994	Inou et al.	N/A	N/A
5428523	12/1994	McDonnal	N/A	N/A
5430632	12/1994	Meszlenyi	N/A	N/A
5430633	12/1994	Smith	N/A	N/A
5434770	12/1994	Dreifuerst et al.	N/A	N/A
5438499	12/1994	Bonte et al.	N/A	N/A
5442534	12/1994	Cuk et al.	N/A	N/A
5448469	12/1994	Rilly et al.	N/A	N/A
5461301	12/1994	Truong	N/A	N/A
5477091	12/1994	Fiorina et al.	N/A	N/A
5481178	12/1995	Wilcox et al.	N/A	N/A
5481449	12/1995	Kheraluwala et al.	N/A	N/A
5500791	12/1995	Kheraluwala et al.	N/A	N/A
5513092	12/1995	Goebel	N/A	N/A
5514921	12/1995	Steigerwald	N/A	N/A
5519599	12/1995	Shinada et al.	N/A	N/A
5528480	12/1995	Kikinis et al.	N/A	N/A
5528482	12/1995	Rozman	N/A	N/A
5530635	12/1995	Yashiro	N/A	N/A
5534768	12/1995	Chavannes et al.	N/A	N/A
5535112	12/1995	Vazquez Lopez et al.	N/A	N/A
5537021	12/1995	Weinberg et al.	N/A	N/A
5539630	12/1995	Pietkiewicz et al.	N/A	N/A
5539631	12/1995	Partridge	N/A	N/A
5541827	12/1995	Allfather	N/A	N/A
5552695	12/1995	Schwartz	N/A	N/A
5559423	12/1995	Harman	N/A	N/A
5559682	12/1995	Kanouda et al.	N/A	N/A
5570276	12/1995	Cuk et al.	N/A	N/A
5576940	12/1995	Steigerwald et al.	N/A	N/A

5590032	12/1995	Bowman et al.	N/A	N/A
5594629	12/1996	Steigerwald	N/A	N/A
5621621	12/1996	Lilliestrale	N/A	N/A
5625541	12/1996	Rozman	N/A	N/A
5635826	12/1996	Sugawara	N/A	N/A
5636107	12/1996	Lu et al.	N/A	N/A
5636116	12/1996	Milavec et al.	N/A	N/A
5663876	12/1996	Newton et al.	N/A	N/A
5663877	12/1996	Dittli et al.	N/A	N/A
5663887	12/1996	Warn et al.	N/A	N/A
5691870	12/1996	Gebara	N/A	N/A
5708571	12/1997	Shinada	N/A	N/A
5719754	12/1997	Fraidlin et al.	N/A	N/A
5726869	12/1997	Yamashita et al.	N/A	N/A
5729444	12/1997	Perol	N/A	N/A
5734563	12/1997	Shinada	N/A	N/A
5736843	12/1997	Amin	N/A	N/A
5742491	12/1997	Bowman et al.	N/A	N/A
5745359	12/1997	Faulk	N/A	N/A
5754414	12/1997	Hanington	N/A	N/A
5757625	12/1997	Schoofs	N/A	N/A
5757627	12/1997	Faulk	N/A	N/A
5768118	12/1997	Faulk et al.	N/A	N/A
5771160	12/1997	Seong	N/A	N/A
5774350	12/1997	Notaro et al.	N/A	N/A
5781420	12/1997	Xia et al.	N/A	N/A
5781421	12/1997	Steigerwald et al.	N/A	N/A
5784266	12/1997	Chen	N/A	N/A
5805432	12/1997	Zaitsu et al.	N/A	N/A
5818704	12/1997	Martinez	N/A	N/A
5831839	12/1997	Pansier	N/A	N/A
5841641	12/1997	Faulk	N/A	N/A
5841643	12/1997	Schenkel	N/A	N/A
5862042	12/1998	Jiang	N/A	N/A
5870299	12/1998	Rozman	N/A	N/A
5872705	12/1998	Loftus et al.	N/A	N/A
5880939	12/1998	Sardat	N/A	N/A
5880949	12/1998	Melhem et al.	N/A	N/A
5894412	12/1998	Faulk	N/A	N/A
5901052	12/1998	Strijker	N/A	N/A
5903452	12/1998	Yang	N/A	N/A
5907481	12/1998	Svardsjo	N/A	N/A
5916313	12/1998	Brown	N/A	N/A
5929692	12/1998	Carsten	N/A	N/A
5946202	12/1998	Balogh	N/A	N/A
5946207	12/1998	Schoofs	N/A	N/A
5949658	12/1998	Thottuvelil et al.	N/A	N/A
5956242	12/1998	Majid et al.	N/A	N/A
5956245	12/1998	Rozman	N/A	N/A
5959370	12/1998	Pardo	N/A	N/A
5991167	12/1998	Van Lerberghe	N/A	N/A
5999417	12/1998	Schlecht	N/A	N/A
6002597	12/1998	Rozman	N/A	N/A
6005773	12/1998	Rozman et al.	N/A	N/A
6011703	12/1999	Boylan et al.	N/A	N/A
6016258	12/1999	Jain et al.	N/A	N/A
6016261	12/1999	De Wit et al.	N/A	N/A
RE36571	12/1999	Rozman	N/A	N/A
6026005	12/1999	Abdoulin	N/A	N/A
6038148	12/1999	Farrington et al.	N/A	N/A
6046920	12/1999	Cazabat et al.	N/A	N/A
6058026	12/1999	Rozman	N/A	N/A
6066943	12/1999	Hastings et al.	N/A	N/A
6069799	12/1999	Bowman et al.	N/A	N/A
6069804	12/1999	Ingman et al.	N/A	N/A
6084792	12/1999	Chen et al.	N/A	N/A
6087817	12/1999	Varga	N/A	N/A
6088329	12/1999	Lindberg et al.	N/A	N/A
6091616	12/1999	Jacobs et al.	N/A	N/A
6137697	12/1999	Tarodo et al.	N/A	N/A
6137698	12/1999	Yukawa et al.	N/A	N/A
6141224	12/1999	Xia et al.	N/A	N/A
6169675	12/2000	Shimamori et al.	N/A	N/A
6191964	12/2000	Boylan et al.	N/A	N/A
6208535	12/2000	Parks	N/A	N/A

6211657	12/2000	Goluszek	N/A	N/A
6222742	12/2000	Schlecht	N/A	N/A
6246592	12/2000	Balogh et al.	N/A	N/A
6252781	12/2000	Rinne et al.	N/A	N/A
6262890	12/2000	Dhawan et al.	N/A	N/A
6278621	12/2000	Xia et al.	N/A	N/A
RE37510	12/2001	Bowman et al.	N/A	N/A
6370050	12/2001	Peng et al.	N/A	N/A
6385059	12/2001	Telefus et al.	N/A	N/A
6417653	12/2001	Massie et al.	N/A	N/A
6421262	12/2001	Saxelby et al.	N/A	N/A
6430071	12/2001	Haneda	N/A	N/A
RE37889	12/2001	Rozman	N/A	N/A
6466454	12/2001	Jitaru	N/A	N/A
RE37898	12/2001	Seragnoli	N/A	N/A
6477065	12/2001	Parks	N/A	N/A
6487093	12/2001	Vogman	N/A	N/A
6504267	12/2002	Giannopoulos	N/A	N/A
6535407	12/2002	Zaitsu	N/A	N/A
6552917	12/2002	Bourdillon	N/A	N/A
6580258	12/2002	Wilcox et al.	N/A	N/A
6594159	12/2002	Schlecht	N/A	N/A
6608768	12/2002	Sula	N/A	N/A
6696882	12/2003	Markowski et al.	N/A	N/A
6700365	12/2003	Isham et al.	N/A	N/A
6721192	12/2003	Yang et al.	N/A	N/A
6724631	12/2003	Ye et al.	N/A	N/A
6728118	12/2003	Chen et al.	N/A	N/A
6731520	12/2003	Schlecht	N/A	N/A
6735094	12/2003	Steigerwald et al.	N/A	N/A
6804125	12/2003	Brkovic	N/A	N/A
6836415	12/2003	Yang et al.	N/A	N/A
6845019	12/2004	Kim et al.	N/A	N/A
6853563	12/2004	Yang et al.	N/A	N/A
6853568	12/2004	Li et al.	N/A	N/A
6862194	12/2004	Yang et al.	N/A	N/A
6862195	12/2004	Jitaru	N/A	N/A
6862198	12/2004	Muegge et al.	N/A	N/A
6927987	12/2004	Farrington et al.	N/A	N/A
6930893	12/2004	Vinciarelli	N/A	N/A
6965517	12/2004	Wanes et al.	N/A	N/A
6970366	12/2004	Apeland et al.	N/A	N/A
6970367	12/2004	Takeshima et al.	N/A	N/A
6984965	12/2005	Vinciarelli	N/A	N/A
6987679	12/2005	Gan et al.	N/A	N/A
7019997	12/2005	Ooishi	N/A	N/A
7031128	12/2005	Nam	N/A	N/A
7035120	12/2005	Tobita	N/A	N/A
7050309	12/2005	Farrington	N/A	N/A
7055309	12/2005	Plote et al.	N/A	N/A
7061775	12/2005	Beihoff et al.	N/A	N/A
7072190	12/2005	Schlecht	N/A	N/A
7145786	12/2005	Vinciarelli	N/A	N/A
7184280	12/2006	Sun et al.	N/A	N/A
7187562	12/2006	Stojcic et al.	N/A	N/A
7230405	12/2006	Jang et al.	N/A	N/A
7236368	12/2006	Maxwell et al.	N/A	N/A
7269034	12/2006	Schlecht	N/A	N/A
7272023	12/2006	Schlecht	N/A	N/A
7307857	12/2006	Liu et al.	N/A	N/A
RE40438	12/2007	Urakawa et al.	N/A	N/A
7403397	12/2007	Matsumoto et al.	N/A	N/A
7428159	12/2007	Leung et al.	N/A	N/A
7501715	12/2008	Saeueng et al.	N/A	N/A
7558083	12/2008	Schlecht	N/A	N/A
7564702	12/2008	Schlecht	N/A	N/A
7727021	12/2009	Haruna et al.	N/A	N/A
7746041	12/2009	Xu et al.	N/A	N/A
7768801	12/2009	Usui et al.	N/A	N/A
7855905	12/2009	Leung et al.	N/A	N/A
8023290	12/2010	Schlecht	N/A	N/A
8243473	12/2011	Chen et al.	N/A	N/A
8493751	12/2012	Schlecht	N/A	N/A
8582333	12/2012	Oraw et al.	N/A	N/A
8749990	12/2013	Cheng et al.	N/A	N/A

9087656	12/2014	Vinciarelli	N/A	N/A
9166481	12/2014	Vinciarelli et al.	N/A	N/A
9516761	12/2015	Vinciarelli et al.	N/A	N/A
10199950	12/2018	Vinciarelli et al.	N/A	N/A
10374505	12/2018	Wood	N/A	N/A
10594223	12/2019	Vinciarelli et al.	N/A	N/A
11075583	12/2020	Vinciarelli et al.	N/A	N/A
2003/0007372	12/2002	Porter et al.	N/A	N/A
2003/0174522	12/2002	Xu et al.	N/A	N/A
2004/0100778	12/2003	Vinciarelli et al.	N/A	N/A
2005/0047177	12/2004	Tobita	N/A	N/A
2006/0209572	12/2005	Schlecht	N/A	N/A
2006/0220938	12/2005	Leung et al.	N/A	N/A
2006/0262575	12/2005	Schlecht et al.	N/A	N/A
2006/0285368	12/2005	Schlecht	N/A	N/A
2006/0290689	12/2005	Grant et al.	N/A	N/A
2007/0076377	12/2006	Gravina	N/A	N/A
2008/0175024	12/2007	Schlecht et al.	N/A	N/A
2008/0211304	12/2007	Farrington et al.	N/A	N/A
2009/0051221	12/2008	Liu et al.	N/A	N/A
2009/0243079	12/2008	Lim et al.	N/A	N/A
2010/0091526	12/2009	Schlecht	N/A	N/A
2010/0232180	12/2009	Sase et al.	N/A	N/A
2010/0259241	12/2009	Cuk	N/A	N/A
2011/0057713	12/2010	Kawanami et al.	N/A	N/A
2011/0176333	12/2010	Schlecht et al.	N/A	N/A
2012/0155104	12/2011	Jonker	N/A	N/A
2013/0121033	12/2012	Lehn et al.	N/A	N/A
2013/0163287	12/2012	Pal et al.	N/A	N/A
2014/0085939	12/2013	Schlecht	N/A	N/A
2021/0155104	12/2020	Skutt et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
1181803	12/1984	CA	N/A
2042274	12/1990	CA	N/A
29 02 862	12/1978	DE	N/A
0 165 37	12/1982	EP	N/A
0 418 83	12/1983	EP	N/A
0 779 58	12/1985	EP	N/A
0 584 00	12/1985	EP	N/A
0 184 963	12/1985	EP	N/A
0 223 504	12/1986	EP	N/A
0 102 614	12/1986	EP	N/A
0 139 870	12/1986	EP	N/A
0 244 186	12/1986	EP	N/A
0 289 196	12/1987	EP	N/A
0 343 855	12/1988	EP	N/A
0 410 866	12/1990	EP	N/A
0 449 504	12/1990	EP	N/A
0 467 778	12/1991	EP	N/A
0 472 261	12/1991	EP	N/A
0 481 466	12/1991	EP	N/A
0 484 610	12/1991	EP	N/A
0 291 403	12/1992	EP	N/A
0 549 920	12/1992	EP	N/A
0 550 167	12/1992	EP	N/A
0 582 814	12/1993	EP	N/A
0 588 569	12/1993	EP	N/A
0 257 817	12/1993	EP	N/A
0 336 725	12/1993	EP	N/A
0 605 752	12/1993	EP	N/A
0 608 091	12/1993	EP	N/A
0 610 158	12/1993	EP	N/A
0 616 281	12/1993	EP	N/A
0 622 891	12/1993	EP	N/A
0 549 920	12/1994	EP	N/A
0 665 634	12/1994	EP	N/A
0 687 058	12/1994	EP	N/A
0 428 377	12/1995	EP	N/A
0 694 826	12/1995	EP	N/A
0 696 831	12/1995	EP	N/A
0 529 180	12/1995	EP	N/A
0 474 471	12/1995	EP	N/A
0 709 949	12/1995	EP	N/A

0 476 278	12/1995	EP	N/A
0 720 278	12/1995	EP	N/A
0 736 959	12/1995	EP	N/A
0 741 447	12/1995	EP	N/A
0 595 232	12/1996	EP	N/A
0 599 814	12/1996	EP	N/A
0 848 485	12/1997	EP	N/A
0 508 664	12/1997	EP	N/A
0 429 310	12/1997	EP	N/A
0 757 428	12/1997	EP	N/A
0 575 626	12/1997	EP	N/A
0 884 829	12/1997	EP	N/A
0 503 806	12/1998	EP	N/A
0 944 162	12/1998	EP	N/A
0 954 088	12/1998	EP	N/A
0 973 246	12/1999	EP	N/A
0 996 219	12/1999	EP	N/A
0 618 666	12/2000	EP	N/A
0 925 638	12/2000	EP	N/A
0 798 846	12/2001	EP	N/A
0 932 929	12/2001	EP	N/A
0 851 566	12/2002	EP	N/A
0 805 540	12/2003	EP	N/A
0 854 564	12/2007	EP	N/A
1 231 705	12/2009	EP	N/A
2535133	12/1983	FR	N/A
2608857	12/1988	FR	N/A
2 217 931	12/1899	GB	N/A
2 110 493	12/1982	GB	N/A
2 117 144	12/1982	GB	N/A
2 131 238	12/1983	GB	N/A
2 160 722	12/1984	GB	N/A
2 233 479	12/1990	GB	N/A
2 244 155	12/1990	GB	N/A
2 255 865	12/1991	GB	N/A
2 291 287	12/1995	GB	N/A
2 313 495	12/1996	GB	N/A
S6149583	12/1985	JP	N/A
61-273171	12/1985	JP	N/A
61-277372	12/1985	JP	N/A
62-233067	12/1986	JP	N/A
63-257458	12/1987	JP	N/A
63-277471	12/1987	JP	N/A
S6450762	12/1988	JP	N/A
H01-278265	12/1988	JP	N/A
H01-283061	12/1988	JP	N/A
H02-155465	12/1989	JP	N/A
H02-202362	12/1989	JP	N/A
H02-246774	12/1989	JP	N/A
H318275	12/1990	JP	N/A
H389851	12/1990	JP	N/A
04-105556	12/1991	JP	N/A
H05-064446	12/1992	JP	N/A
05-199744	12/1992	JP	N/A
05-207745	12/1992	JP	N/A
06-098540	12/1993	JP	N/A
06-187056	12/1993	JP	N/A
06-315263	12/1993	JP	N/A
06-339266	12/1993	JP	N/A
H06-343262	12/1993	JP	N/A
07-007928	12/1994	JP	N/A
07-115766	12/1994	JP	N/A
07-194104	12/1994	JP	N/A
07-308062	12/1994	JP	N/A
07-337005	12/1994	JP	N/A
07-337006	12/1994	JP	N/A
08-019251	12/1995	JP	N/A
08-205533	12/1995	JP	N/A
08-223906	12/1995	JP	N/A
08-275518	12/1995	JP	N/A
08-289538	12/1995	JP	N/A
08-336282	12/1995	JP	N/A
09-093917	12/1996	JP	N/A
09-172775	12/1996	JP	N/A
09-182416	12/1996	JP	N/A

H07-337005	12/1996	JP	N/A
10-066336	12/1997	JP	N/A
10-136646	12/1997	JP	N/A
10-146054	12/1997	JP	N/A
10-210740	12/1997	JP	N/A
10-248248	12/1997	JP	N/A
11-004577	12/1998	JP	N/A
11-069803	12/1998	JP	N/A
11-103572	12/1998	JP	N/A
11-146650	12/1998	JP	N/A
H11-134989	12/1998	JP	N/A
11-178335	12/1998	JP	N/A
2004-254393	12/2003	JP	N/A
2012-034522	12/2011	JP	N/A
177578	12/1996	PL	N/A
WO-84/04634	12/1983	WO	N/A
WO-86/02787	12/1985	WO	N/A
WO-87/05165	12/1986	WO	N/A
WO-88/09084	12/1987	WO	N/A
WO-89/01719	12/1988	WO	N/A
WO-91/07803	12/1990	WO	N/A
WO-95/23451	12/1994	WO	N/A
WO-95/30182	12/1994	WO	N/A
WO-95/32458	12/1994	WO	N/A
WO-98/11658	12/1997	WO	N/A
WO-98/18198	12/1997	WO	N/A
WO-98/26496	12/1997	WO	N/A
WO-98/33267	12/1997	WO	N/A
WO-01/97371	12/2000	WO	N/A
WO-2004/082119	12/2003	WO	N/A
WO-2005/008872	12/2004	WO	N/A
9711503	12/1997	ZA	N/A

OTHER PUBLICATIONS

“Electronics Life” magazine excerpts, Mar. 1995, pp. 45-52 (English not available). cited by applicant

“Electronics Life” magazine excerpts, Nov. 1995, pp. 81-90 (English not available). cited by applicant

“Thomas Financial, Venture Economics' Venture Capital Financings, Portfolio Company Report,” 2 pages (2007). cited by applicant

Abe, et al., “Stability Improvement of Distributed Power System by Using Full-Regulated Bus Converter,” 31st Annual Conference of IEEE Industrial Electronics, 1995, pp. 100-104.

Abe, et al., “System Stability of Full-Regulated Bus Converter in Distributed Power System,” INTELEC 05—Twenty-Seventh International Telecommunications Energy Conference, 2005, pp. 100-104.

Abramczyk, et al., “MOSPOWER Applications Handbook,” Siliconix Incorporated, 248 pages (1984). cited by applicant

Abramovitz & Ben-Yaakov, “A Novel Self-Oscillating Synchronously-Rectified DC-DC Converter,” PESC '91 Record: 22nd Annual IEEE Power Electronics Specialists Conference, 1991, pp. 100-104.

Acker, et al., “Current-Controlled Synchronous Rectification,” Proceedings of 1994 IEEE Applied Power Electronics Conference and Exposition, pp. 185-191.

Acker, et al., “Synchronous rectification with adaptive timing control,” Proceedings of PESC '95—Power Electronics Specialist Conference, pp. 88-95 (1995).

Aguilar, et al., “An Improved Battery Charger/Discharger Topology with Power Factor Correction,” IV IEEE International Power Electronics Congress. Technical Paper, 1995, pp. 100-104.

Ahn, et al., “Clamp Mode Forward ZVS-MRC with Self-Driven Synchronous Rectifier,” Proceedings of Intelec'96—International Telecommunications Energy Conference, 1996, pp. 100-104.

Alou, et al., “A High Efficiency Voltage Regulator Module with Single Winding Self-Driven Synchronous Rectification,” IEEE 31st Annual Power Electronics Specialists Conference, 1995, pp. 100-104.

Alou, et al., “Design of a low output voltage DC/DC converter for Telecom application with a new scheme for Self-Driven Synchronous Rectification,” Fourth IEEE International Conference on Electronics and Information Technology, 1999, pp. 866-872 (1999). cited by applicant

Alou, et al., “Design of a 1.5V Output Voltage On-Board DC/DC Converter with Magnetic Components Integrated in a Multilayer PCB,” Proceedings of APEC 2000, 2000, pp. 100-104.

Alvarez, “Control of Multi-Switch Multi-Output Power Converters,” Massachusetts Institute of Technology, Master of Science Thesis, 32 pages (1988). cited by applicant

Alvarez-Barcia, et al., “Low Power Multioutput Converter with Post-Regulation based on Synchronous Rectification and Windings Integrated in the PCB,” THERMISTOR 2000, 2000, pp. 100-104.

Andreyak, “Power Management Solution Delivers Efficient Multiple Outputs,” Power Electronics Technology, retrieved from http://www.printthis.clickability.com/Power_Electronics_Technology/Power_Management_Solution_Delivers_Efficient_Multiple_Outputs

Arduini, “A Distributed Power System with a Low-Cost Universal DC/DC Converter,” Power Conversion Electronics Sep. 1995 Proceedings, pp. 315-322 (1995).

Artesyn, “Chapter 1: Principles of Power Conversion,” Amtex Electronics Pty. Ltd., 17 pages (n.d.). cited by applicant

Artesyn, “Quarter-Brick IBC Series Application Note 190,” 9 pages (2007). cited by applicant

Ashdown & Poulin, “Distributed power—a solution for the 90s,” Proceedings of Intelec 93: 15th International Telecommunications Energy Conference, pp. 4-8.

ASTEC, “ASTEC AMPSS Modular Power Supply System,” PowerPoint presentation, 99 pages (n.d.). cited by applicant

Balogh, “Design Review: 140W, Multiple Output High Density DC/DC Converter,” Texas Instruments Power Supply Design Seminar—Seminar 1200, Topic 1, 1995, pp. 100-104.

Balogh, “Design Review: 100W, 400kHz, DC/DC Converter With Current Doubler Synchronous Rectification Achieves 92% Efficiency,” Texas Instruments Seminar 1200, Topic 1, 1995, pp. 100-104.

Balogh, “The Performance Of The Current Doubler Rectifier with Synchronous Rectification,” Technical Papers of the Tenth International High Frequency Power Electronics Conference, 1995, pp. 100-104.

Balogh, et al., “Unique Cascaded Power Converter Topology for High Current Low Output Voltage Applications,” Texas Instruments Seminar 1300 Topic 1, 2000, pp. 100-104.

Barlage, “Synchronous Rectification and Regulation in Multiple Cross Regulated Outputs,” Technical Papers of the Ninth International High Frequency Power Electronics Conference, 1994, pp. 100-104.

Barry, “Design issues in regulated and unregulated intermediate bus converters,” Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 1994, pp. 100-104.

Beatty & Batarese, “Topical overview of soft-switching PWM high frequency converters,” Proceedings of Southcon '95, pp. 47-52 (1995). cited by applicant

Bel Power Products, “Bus Converter 48V Input / 9.4V Output / 36A Datasheet,” 7 pages (2004). cited by applicant

Bel Power Products, “Isolated DC/DC Converters: 48 VDC Input; 12VDC/27 A Output, 1/4 Brick—ORCM-27S12L,” 3 pages (2008). cited by applicant

Belopolsky & Dassatti, “Hybrid Technologies for High Frequency Switching Power Supplies,” Proceedings of the 41st Electronic Components & Technology Conference, 1995, pp. 100-104.

Berkowitz, et al., “A Distributed Power Architecture for the System 75 Digital Communications System,” INTELEC '84—International Telecommunications Energy Conference, 1984, pp. 100-104.

Billings, “Handbook of Switchmode Power Supplies,” McGraw-Hill Publishing Company, 340 pages (1989). cited by applicant

Bindra, “Two-Stage Conversion Redefines Distributed Power Architecture,” Power Electronics Technology, 3 pages (2003). cited by applicant

Blake, et al., “Synchronous Rectifiers Versus Schottky Diodes: A Comparison of the Losses of a Synchronous Rectifier Versus the Losses of a Schottky Diode in a Power MOSFET,” Proceedings of the 1994 IEEE Applied Power Electronics Conference and Exposition, 1994, pp. 100-104.

Blanc & Thibodeau, “Use of Enhancement- And Depletion-Mode Mosfets in Synchronous Rectification,” Proceedings of The Power Electronics Show & Conference, 1995, pp. 100-104.

Blanc, “Practical Application of MOSFET Synchronous Rectifiers,” Proceedings of the Thirteenth International Telecommunications Energy Conference—INTELEC '93, 1993, pp. 100-104.

Blanchard & Stevens, "MOSFETs Move in on Low Voltage Rectification," Official Proceedings of the Ninth International PCI, pp. 213-222 (1984). cited by applicant

Blanchard & Thibodeau, "The design of a high efficiency, low voltage power supply using MOSFET synchronous rectification and current mode control," 1984 IEEE Applied Power Electronics Conference and Exposition, pp. 342-345 (1984). cited by applicant

Boschert, "3T Family User Information Sheet," Boschert Incorporated, 1 page (1982). cited by applicant

Boschert, "Boschert: An International Leader in Switching Power Supplies," 24 pages (n.d.). cited by applicant

Boschert, "Marketing Brochure," 15 pages (n.d.). cited by applicant

Boschert, "Switching Power Supplies Test Result—Model 3T12AP, PN 10484," 1 page (n.d.). cited by applicant

Bowles & Paul, "Modelling Interference Properties of SMPS DC Power Distribution Busses," National Symposium on Electromagnetic Compatibility, pp. 11-15 (1987). cited by applicant

Bowman, et al., "A High Density Board Mounted Power Module for Distributed Powering Architectures," Fifth Annual Proceedings on Applied Power Electronics Conference and Exposition, pp. 179-182 (1989). cited by applicant

Brakus, "DC/DC Modules for Low Voltage Applications: The New Generation of Board Mounted Modules in Thick-Copper Multilayer Technology," INTELECON '93: 15th International Telecommunications Energy Conference, pp. 185-190 (1992). cited by applicant

Briskman, et al., "COMSAT Technical Review, vol. 7, No. 1, Spring 1977," Communications Satellite Corporation, 176 pages (1977). cited by applicant

Brown, "Addressing the topologies, converters, and switching devices for intermediate bus architectures," 2005 European Conference on Power Electronics and Applications, pp. 1-5 (2005). cited by applicant

Brush, "Distributed power architecture demand characteristics," Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 342-345 (1989). cited by applicant

Burns, et al., "An Intelligent, Fault Tolerant, High Power, Distributed Power System for Massively Parallel Processing Computers," Proceedings of the Ninth International PCI Conference, pp. 213-222 (1984). cited by applicant

Burr-Brown, "Isolated, Unregulated DC/DC Converters," Burr Brown Corporation, PWS727 & PWS728, 8 pages (1989). cited by applicant

Cao & Peng, "A family of zero current switching switched-capacitor dc-dc converters," Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 179-182 (1989). cited by applicant

Cao & Peng, "Zero-Current-Switching Multilevel Modular Switched-Capacitor DC-DC Converter," IEEE Transactions on Industry Applications 46(6), pp. 2511-2516 (1990). cited by applicant

Carbone, "Distributed Power Tags Keep Falling," Electronics Purchasing, 1 page, (1996). cited by applicant

Carpenter, et al., "A Distributed Power System for Military VLSI Applications," Technical Papers of the Third International High Frequency Power Conversion Conference, pp. 381-386 (1987). cited by applicant

Carr & Franco, "X2000 Power System Architecture," Proceedings of the Thirty-Second Intersociety Energy Conversion Engineering Conference, pp. 381-386 (1987). cited by applicant

Carsten, "Distributed Power Systems of the Future Utilizing High Frequency Converters," Technical Papers of the Second International High Frequency Power Conversion Conference, pp. 381-386 (1987). cited by applicant

Carsten, "VLSI & VHSIC Power System Design Considerations," Proceedings off the Twelfth International PCI Conference, pp. 1-15 (1986). cited by applicant

Casey & Schlecht, "A high-frequency, low volume point-of-load power supply for distributed power systems," Proceedings of the 18th Annual IEEE Power Electronics Specialists Conference, pp. 1-5 (1987). cited by applicant

Casey, "Circuit Design for 1-10 MHZ DC-DC Conversion," MIT Doctoral Thesis, 109 pages (1989). cited by applicant

Celestica, "Proposal for Celestica FixedRatio Product Family," 18 pages (2002). cited by applicant

Cervera, et al., "A High-Efficiency Resonant Switched Capacitor Converter With Continuous Conversion Ratio," IEEE Transactions on Power Electronics 30(1), pp. 1-10 (2015). cited by applicant

Chen & Shih, "New Multi-Output Switching Converters with MOSFET-Rectifier Post Regulators," IEEE Transactions on Industrial Electronics 45(4), pp. 609-614 (1998). cited by applicant

Chen, "Resonant Switched Capacitor DC-DC Converter with Stackable Conversion Ratios," Electrical Engineering and Computer Sciences, Univ. of California, 1998. cited by applicant

Chen, et al., "A resonant MOSFET gate driver with efficient energy recovery," IEEE Transactions on Power Electronics 19(2), pp. 470-477 (2004). cited by applicant

Chen, et al., "Design of a High-Efficiency, Low-Profile Forward Converter with 3.3-v Output," 1995 VPEC Seminar Proceedings, pp. 105-112 (1995). cited by applicant

Chen, et al., "Design of High Efficiency, Low Profile, Low Voltage Converter with Integrated Magnetics," Proceedings of APEC 97—Applied Power Electronics Conference and Exposition, pp. 1-5 (1997). cited by applicant

Cheng, "Comparative Study of AC/DC Converters for More Electric Aircraft," Power Electronics and Variable Speed Drives, Conference Publication No. 456 (1995). cited by applicant

Cho & Choi, "Analysis and Design of Multi-Stage Distributed Power Systems," Proceedings] Thirteenth International Telecommunications Energy Conference, pp. 1-5 (1993). cited by applicant

Choi & Cho, "Intermediate Line Filter Design to Meet Both Impedance Compatibility and EMI Specifications," IEEE Transactions on Power Electronics 10(5), pp. 609-614 (1995). cited by applicant

Choi, "Dynamics and Control of Switchmode Power Conversions in Distributed Power Systems," Virginia Polytechnic Institute and State University Thesis, 2000. cited by applicant

Choi, et al., "The stacked power system: a new power conditioning architecture for mainframe computer systems," IEEE Transactions on Power Electronics 9(1), pp. 1-10 (1994). cited by applicant

Cobos & Uceda, "Low output voltage DC/DC conversion," Proceedings of IECON'94—20th Annual Conference of IEEE Industrial Electronics, pp. 1676-1680 (1994). cited by applicant

Cobos, et al., "Active Clamp PWM Forward Converter with Self Driven Synchronous Rectification," Proceedings of Intelec 93: 15th International Telecommunications Energy Conference, pp. 1-5 (1993). cited by applicant

Cobos, et al., "Comparison of High Efficiency Low Output Voltage Forward Topologies," Proceedings of 1994 Power Electronics Specialist Conference—PEAC, pp. 1-5 (1994). cited by applicant

Cobos, et al., "Low voltage power electronics," Journal of Circuits, Systems, and Computers 5(4), pp. 575-588 (1995). cited by applicant

Cobos, et al., "New Driving Scheme for Self Driven Synchronous Rectifiers," Fourteenth Annual Applied Power Electronics Conference and Expedition, pp. 1-5 (1995). cited by applicant

Cobos, et al., "Optimized Synchronous Rectification Stage for Low Output Voltage (3.3V) DC/DC Conversion," 25th Annual IEEE Power Electronics Specialist Conference, pp. 1-5 (1995). cited by applicant

Cobos, et al., "RCD Clamp PWM Forward Converter With Self Driven Synchronous Rectification," Proceedings of IECON '93—19th Annual Conference of IEEE Industrial Electronics, pp. 1-5 (1993). cited by applicant

Cobos, et al., "Resonant reset forward topologies for low output voltage on board converters," Applied Power Electronics Conference and Exposition, 1994. APEX '94, pp. 1-5 (1994). cited by applicant

Cobos, et al., "Self Driven Synchronous Rectification in Resonant Topologies: Forward ZVS-MRC, Forward ZCS-QRC and LCC-PRC," Proceedings of the 1994 Applied Power Electronics Conference and Exposition, pp. 185-190 (1992). cited by applicant

Cobos, et al., "Several Alternatives for Low Output Voltage on Board Converters," APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition, pp. 1-5 (1998). cited by applicant

Cobos, et al., "Study of the applicability of self-driven synchronous rectification to resonant topologies," PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference, pp. 1-5 (1992). cited by applicant

Croll & Grellet, "Multiple Output DC/DC Zero-Current Switch Quasi-Resonant Converter," Proceedings of Intelec 93: 15th International Telecommunications Energy Conference, pp. 1-5 (1993). cited by applicant

Cutatolo, "Choosing a Power Architecture," IC Master, 4 pages (2004). cited by applicant

De Hoz & De La Cruz, "Analysis and Design of a Zero Current Switched Quasi-Resonant Converter with Synchronous Rectification for Low Output Voltage Applications," Proceedings of the 1992 Applied Power Electronics Conference and Exposition, pp. 221-228 (1992). cited by applicant

De La Cruz, et al., "Analysis of Suitable PWM Topologies to Meet Very High Efficiency Requirements for on Board DC/DC Converters in Future Telecom Systems," Proceedings of the 1993 Applied Power Electronics Conference and Exposition, pp. 207-214 (1993). cited by applicant

De La Cruz, et al., "Performances Comparison of Four Practical Implementations Based on PWM, Quasi and Multiresonant Topologies for on Board DC/DC Converters," Proceedings of the 1992 Applied Power Electronics Conference and Exposition, pp. 917-925 (1992). cited by applicant

De La Cruz, et al., "Review of Suitable Topologies for on Board DC/DC Converters in Distributed Power Architectures for Telecom Applications," Proceedings of the 1992 Applied Power Electronics Conference and Exposition, pp. 1-5 (1992). cited by applicant

Delta Electronics, Inc., "Delphi Series E48SB, 240W Eighth Brick Bus Converter DC/DC Power Modules: 48Vin, 12V/20A Out Datasheet," 10 pages (2005). cited by applicant

Diaz, et al., "A New Family of Loss-Less Power MOSFET Drivers," 3rd International Power Electronic Congress. Technical Proceedings. CIEP '94, pp. 43-48 (1994). cited by applicant

Diaz, et al., "A new lossless power MOSFET driver based on simple DC/DC converters," Proceedings of PESC '95—Power Electronics Specialist Conference, pp. 1-5 (1995). cited by applicant

Diazzi & Gattavari, "80W-400W Monolithic Buck Regulators Integrated in Multipower BCD Technology," High Frequency Power Conversion Conference Proceedings, pp. 1-5 (1995). cited by applicant

Dixon, "High Power Factor Preregulators for Off-Line Power Supplies," Unitrode Corporation, 17 pages (2003). cited by applicant

Dwane, et al., "A Resonant High Side Gate Driver for Low Voltage Applications," 2005 IEEE 36th Power Electronics Specialists Conference, pp. 1979-1985 (2005). cited by applicant

Ericsson, "Selection of Architecture for Systems using Bus Converters and POL Converters," Design Note 023, 7 pages (2005). cited by applicant

Ericsson, "The Power Book—3rd Revised Edition (reduced version)," 127 pages (1996). cited by applicant

Farrington, et al., "Comparison of single-ended-parallel MRC and forward MRC," Proceedings of the APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition, pp. 1-5 (1992). cited by applicant

Feng, et al., "A hybrid strategy with Simplified Optimal Trajectory Control for LLC resonant converters," Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1-5 (1997). cited by applicant

Ferencz, "A 250 W High Density Point-of-Load Converter," S.B.E.E. Massachusetts Institute of Technology Thesis, 60 pages (1987). cited by applicant

Ferenczi, "Power Supplies, Part B: Switched-Mode Power Supplies," Studies in Electrical and Electronic Engineering, pp. 352-558 (1987). cited by applicant

Ferreira, et al., "A Self Oscillating Bidirectional DC to DC Converter Employing Minimum Circuitry," Third International Conference on Power Electronics and Applications, pp. 1-5 (1993). cited by applicant

Firek & Kent, "Reduce Load Capacitance in Noise-Sensitive High-Transient Applications, through Implementation of Active Filtering," VICOR PowerBench, 1994. cited by applicant

Fisher, et al., "Performance of low loss synchronous rectifiers in a series-parallel resonant dc-dc converter," Proceedings of the Fourth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1-5 (1990). cited by applicant

Fisher, et al., "A 1 MHz, 100 W commercial, high-density point-of-load power supply using direct-bond copper and surface mount technologies," Fifth Annual

applicant

Franz, "Multilevel Simulation Tools for Power Converters," Fifth Annual Proceedings on Applied Power Electronics Conference and Exposition, pp. 629-633

Fukumochi, et al., "Synchronous Rectifiers using New Structure MOSFET," Proceedings of International Symposium on Power Semiconductor Devices and I

Gachora, "Design of a Four-Phase Switchmode High Efficiency Power Supply," Massachusetts Institute of Technology Thesis, 68 pages (1994). cited by appl

Garcia, et al., "PCB Based Transformers for Multiple Output DC/DC Converters," IV IEEE International Power Electronics Congress. Technical Proceedings.

Garcia, et al., "Zero voltage switching in the PWM half bridge topology with complementary control and synchronous rectification," Proceedings of PESC '95

Gaudreau, et al., "Solid-State High Voltage, DC Power Distribution & Control," Proceedings of the 1999 Particle Accelerator Conference, pp. 568-570 (1999)

Gegner, "High Power Factor AC-to-DC Converter Using a Reactive Shunt Regulator," Proceedings of 1994 Power Electronics Specialist Conference—PESC

Ghislanzoni, "Parallel Power Regulation of a Constant Frequency, ZV-ZC Switching Resonant Push-Pull," Proceedings of the European Space Power Confere

Gillett & Moorman, "Transistor Rectifier-Regulator," IBM Technical Disclosure Bulletin 22(6), pp. 2319-2320 (1979). cited by applicant

Goodenough, "Building-block converters distribute power throughout large systems," Electronic Design, Jan. 24, 1995, pp. 202-203 (1995). cited by applicant

Goodenough, "Power-Supply Rails Plummet and Proliferate," Electronic Design Jul. 24, 1995, 4 pages (1995). cited by applicant

Gottlieb, "Power Control with Solid State Devices," Reston Publishing Company, Inc., 191 pages (1985). cited by applicant

Gottlieb, "Power Supplies, Switching Regulators, Inverters and Converters, Second Edition," TAB Books, 242 pages (1985). cited by applicant

Graf, "Converter and Filter Circuits," Butterworth-Heinemann, 98 pages (1997). cited by applicant

Grant & Gowar, "Power MOSFETS: Theory and Applications," John Wiley & Sons, pp. 183-253 (1989). cited by applicant

Greenland & Davies, "A Two Chip Set Achieves Isolation Without Compromising Power Supply Performance," Proceedings of The Power Electronics Show

Greenland, "start:DPA developments: A reason for change in power conversion," Power Management DesignLine, retrieved from <http://www.powermanagme>

Greenland, "Trends in distributed-power architecture," Hearst Electronics Group: Application Reference Materials, 5 pages (2004). cited by applicant

Grossman, "Power Module Lets Users Customize Supplies," Electronic Design for Engineers and Engineering Managers—Worldwide, Jun. 25, 1981, p. 213 (

Gutmans, "Application of RF Circuit Design Principles to Distributed Power Converters," IEEE Transactions on Industrial Electronics and Control Instrumen

Hadjivassilev, et al., "Front-End Converter System for Distributed Power Supply," Fifth European Conference on Power Electronics and Applications, pp. 221

Hamo, "A 360W, Power Factor Corrected, Off-Line Power Supply, Using the HIP5500," Intersil Intelligent Power No. AS9417, 6 pages (1994). cited by appli

Harada, et al., "A novel ZVS-PWM half-bridge converter," Proceedings of Intelec 94, pp. 588-593 (1994). cited by applicant

Harada, et al., "Analysis and design of ZVS-PWM half-bridge converter with secondary switches," Proceedings of PESC '95—Power Electronics Specialist C

Harper, et al., "Controlled Synchronous Rectifier," High Frequency Power Conversion Conference Proceedings, pp. 165-172 (1988). cited by applicant

Hartman, "System Designer's Introduction to Modular DC/DC Converters," Proceedings of the Power Electronics Show & Conference, pp. 185-190 (1988). c

Hartman, "System designer's guide to modular dc/dc converters," Electronic Products 30(19), 7 pages (1998). cited by applicant

Heath, "The market for Distributed Power Systems," Proceedings of APEC '91: Sixth Annual Applied Power Electronics Conference and Exhibition, pp. 225-

Hendrix, "The Evolution of Power Management and Conversion," Power Systems Design Europe Mar. 2005, p. 10 (2005). cited by applicant

Higashi, et al., "On the cross-regulation of multi-output resonant converters," PESC '88 Record., 19th Annual IEEE Power Electronics Specialists Conference

Hsieh, et al., "A Study on Full-Bridge Zero-Voltage Switched PWM Converter: Design and Experimentation," Proceedings of IECON '93—19th Annual Conf

Hua, et al., "Development of a DC Distributed Power System," Proceedings of 1994 IEEE Applied Power Electronics Conference and Exposition—ASPEC'94

Huang, "Coordination Design Issues in the Intermediate Bus Architecture," DCDC Technical White Paper from Astec Power, 8 pages (2004). cited by applica

Huillet, et al., "High Frequency Quasi-Resonant Buck Converter on Insulated Metal Substrate for Avionics Distributed Power Systems," Proceedings of APEC

cited by applicant

Hulihel, et al., "A New Design Approach for Distributed Power Systems," VPEC, pp. 214-218 (1993). cited by applicant

Hunter, "Regulatory and Technological Trends in Power Supplies," 1993 International Symposium on Electromagnetic Compatibility, pp. 10-15 (1993). cited

IBM "Cross-Coupled Gates Synchronous Rectifier," IBM Technical Disclosure Bulletin 35(4A), pp. 462-463 (1992). cited by applicant

IEEE, "Bus," IEEE Standard Dictionary of Electrical and Electronics Terms, Third Edition, ANSI/IEEE Std 100-1984, 2 pages (1984). cited by applicant

International Rectifier, "International Rectifier Introduces DC Bus Converter Chip Set Re-Defining Distributed Power Architecture for Networking and Comm

International Search Report for PCT/US1998/001498 dated Jul. 14, 1998, 4 pages. cited by applicant

Intersil, "Intersil's New PWM Controller Advances Power Conversion Performance for Telecom," Business Wire, 3 pages (2004). cited by applicant

Ivensky, et al., "A Resonant DC-DC Transformer," Proceedings of APEC '92: Seventh Annual Applied Power Electronics Conference and Exposition, pp. 731

Jacobs & Kunzinger, "Distributed Power Architecture Concepts," INTELEC '84—International Telecommunications Energy Conference, pp. 105-109 (1984).

Jamerson & Barker, "1500 Watt Magnetics Design Comparison: Parallel Forward Converter vs. Dual Forward Converter," Technical Papers of the Fifth Intern

Jamerson, "Post-Regulation Techniques for 100 KHz to 300 KHz Multiple-Output PWM Supplies (Limitations, Trends, and Predictions)," Technical Papers o

by applicant

Jensen, "An Improved Square-Wave Oscillator Circuit," IRE Transactions on Circuit Theory 4(3), pp. 276-279 (1957). cited by applicant

Ji & Kim, "Active Clamp Forward Converter with MOSFET Synchronous Rectification," Proceedings of 1994 Power Electronics Specialist Conference—PE

Jitaru & Cocina, "High efficiency DC-DC converter," Proceedings of 1994 IEEE Applied Power Electronics Conference and Exposition—ASPEC'94, pp. 638

Jitaru, "The Impact of Low Output Voltage Requirements on Power Converters," Technical Papers of the Tenth International High Frequency Power Conversi

Jitaru, "Zero Voltage PWM, Double Ended Converter," Technical Papers of the Seventh International High Frequency Power Conversion Conference, pp. 394

Jovanovic, "Evaluation of Synchronous-Rectification Efficiency Improvement Limits in Forward Converters," IEEE Transactions on Industrial Electronics 42

Jovanovic, et al., "Design Considerations for Forward Converter with Synchronous Rectifiers," Virginia Power Electronics Center 1993 Power Electronics Se

Jovanovic, et al., "Distributed Power Systems—Benefits and Challenges," International Journal of Electronics 77(5), pp. 601-612 (1994). cited by applicant

Kagan, et al., "Improving Power Supply Efficiency with MOSFET Synchronous Rectifiers," Proceedings of Powercon 9: Ninth International Solid-State Powe

Kang & Upadhyay, "A Parallel Resonant Converter with Postregulators," IEEE Transactions on Power Electronics 7(2), pp. 296-303 (1992). cited by applican

Kassakian & Schlecht, "High-Frequency High-Density Converters for Distributed Power Supply Systems," Proceedings of the IEEE 76(4), pp. 362-376 (1988)

Kassakian, et al., "Principles of Power Electronics," Addison-Wesley Series in Electrical Engineering, pp. 576-581 (1991). cited by applicant

Kesarwani, et al., "Resonant-Switched Capacitor Converters for Chip-Scale Power Delivery: Design and Implementation," IEEE Transactions on Power Electr

Kesarwani, et al., "Resonant switched-capacitor converters for chip-scale power delivery: Modeling and design," 2013 IEEE 14th Workshop on Control and M

Kester & Erismar, "Section 3: Switching Regulators," retrieved from <https://www.analog.com/media/en/training-seminars/design-handbooks/Practical-Design>

Klapfish, "Trends in AC/DC Switching Power Supplies and DC/DC Converters," Proceedings of the Eighth Annual Applied Power Electronics Conference an

Kociecki, et al., "A High Power-Density DC-DC Converter Board," Second Annual IEEE Applied Power Electronics Conference and Exposition, pp. 169-180

Kollman & Chamberlin, "Processor Power Subsystem Architectures," APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Expositi

Korman, et al., "A Synchronous Rectifier for High-Density Power Supplies," High Frequency Power Conversion Conference Proceedings, pp. 126-139 (1988)

Krauthamer, et al., "High Efficiency Synchronous Rectification in Spacecraft Power Systems," Proceedings of the European Space Power Conference : Graz,

Krauthamer, et al., "State-of-the-Art of DC Components for Secondary Power Distribution on Space Station Freedom," Fifth Annual IEEE Applied Power Ele

Krein & Bass, "Autonomous Control Technique for High-Performance Switches," IEEE Transactions on Industrial Electronics 39(3), pp. 215-222 (1992). cite

Lam, et al., "Revolutionary Advances in Distributed Power Systems," Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 30

Langford-Smith, "Radiotron Designer's Handbook," Wireless Press, pp. 1202-1222, 1496-1497 (1953). cited by applicant

Le, et al., "Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters," IEEE Journal of Solid-State Circuits 46(9), pp. 2120-2131 (2011)

Lee & Boroyevich, "Center Overview and Highlights," Center for Power Electronics Systems, 71 pages (2007). cited by applicant

Lee & Zhou, "Power Management Issues for Future Generation Microprocessors," 11th International Symposium on Power Semiconductor Devices and ICs.

Lei, et al., "A General Method for Analyzing Resonant and Soft-Charging Operation of Switched-Capacitor Converters," IEEE Transactions on Power Electronics 17(1), pp. 10-17 (2002). cited by applicant

Lei, et al., "Split-Phase Control: Achieving Complete Soft-Charging Operation of a Dickson Switched-Capacitor Converter," IEEE Transactions on Power Electronics 17(1), pp. 18-25 (2002). cited by applicant

Lemnios, et al., "Low-Power Electronics," IEEE Design & Test of Computers (11)(4), pp. 8-13 (1994). cited by applicant

Leu, et al., "A High-Frequency AC Bus Distributed Power System," Virginia Power Electronics Center, 1990 Power Electronics Seminar, pp. 98-107 (1990). cited by applicant

Leu, et al., "Analysis and Design of R-C-D Clamp Forward Converter," High Frequency Power Conversion Conference Proceedings, pp. 198-208 (1992). cited by applicant

Leung, "SPICE Simulation and Modeling of DC-DC Flyback Converter," Massachusetts Institute of Technology Thesis, 65 pages (1995). cited by applicant

Lewis, et al., "Distributed Power System Analysis," Final Report Prepared for IBM Corporation, Contract No. YA-261092, 138 pages (1989). cited by applicant

Lewis, et al., "Modeling, analysis and design of distributed power systems," 20th Annual IEEE Power Electronics Specialists Conference, pp. 152-159 (1989). cited by applicant

Li, et al., "Lossless voltage regulation and control of the resonant switched-capacitor DC-DC converter," 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (CSCMP), pp. 1-6 (2015). cited by applicant

Liang, et al., "Design Considerations of Power MOSFET for High Frequency Synchronous Rectification," IEEE Transactions on Power Electronics 101(3), pp. 1-6 (2016). cited by applicant

Lindman, "Powering Tomorrow's Data Internetworking Systems," Ericsson Microelectronics, INTELEC. Twenty-Second International Telecommunications Energy Conference, pp. 1-6 (1992). cited by applicant

Lindman, et al., "Applying Distributed Power Modules in Telecom Systems," IEEE Transactions on Power Electronics 11(2), pp. 365-373 (1996). cited by applicant

Lineage Power, "CBQ25 Series," retrieved from <http://www.lineagepower.com/oem/cbq25.html>, 1 page (2010). cited by applicant

Lineage Power, "QSW025A0B Series Power Modules; DC-DC Converters; 36-75 Vdc Input; 12Vdc Output; 25A Output Current," 16 pages (2009). cited by applicant

Lineage Power, "QUK240 Series Power Modules; DC-DC Converters; 36-75VDC Input; 12Vdc Output; 25A Output Current," 16 pages (2009). cited by applicant

Linera, et al., "Closing the Feedback Loop in the Half-Bridge Complementary-Control DC-to-DC Converter," Proceedings of APEC 97—Applied Power Electronics Conference, pp. 1-6 (1997). cited by applicant

Lingle, "Low Input Voltage D.C. to D.C. Converter, Final Report," National Aeronautics and Space Administration, Contract No. NAS 5-3441, 118 pages (1990). cited by applicant

Lo & Henze, "Development of a DC-to-DC Power Converter for Distributed Power Processing," Proceedings of the Fourth Annual IEEE Applied Power Electronics Conference, pp. 1-6 (1990). cited by applicant

Lo, "Cost Analysis of Powering an Optical Customer Access Network," Inteltec Fourteenth International Telecommunications Energy Conference, pp. 96-103 (1992). cited by applicant

Lo, et al., "A Compact DC-to-DC Power Converter for Distributed Power Processing," IEEE Transactions on Power Electronics 7(4), pp. 714-724 (1992). cited by applicant

Lucent Technologies, "Data Sheet-NH020-Series Power SIPs: 5 Vdc input; 1.5Vdc Output; 20W," Bell Labs Innovations Data Sheet, 20 pages (1999). cited by applicant

Lucent Technologies, "HW100F and HW100A Power Modules: dc-dc Converters; 36 Vdc to 75 Vdc, 3.3 Vdc or 5 Vdc Output; 100W," Bell Labs Innovations Data Sheet, 20 pages (1999). cited by applicant

Lukasik, "Driving Today's Power Systems," Power Technology: A Special Supplement to EDN, Part Two: Power System Architectures, pp. P13-P18 (2004). cited by applicant

Maksimovic, "A Mos Gate Drive with Resonant Transitions," PESC '91 Record 22nd Annual IEEE Power Electronics Specialists Conference, pp. 527-532 (1991). cited by applicant

Malik, "The Power System Challenge—Understanding the Total Picture," Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1-6 (1998). cited by applicant

Mammano, "Distributed Power Systems," Unitrode Corporation Seminar 900, Topic 1, pp. 1-1-1-12 (1993). cited by applicant

Mammano, "Fueling the Megaprocessors—Empowering Dynamic Energy Management," Unitrode Power Design Seminar, SEM1100 Topic 1, 25 pages (1990). cited by applicant

Mammano, "Isolating the Control Loop," Unitrode Power Supply Design Seminar 700, Topic 2, pp. 2-1-2-16 (1990). cited by applicant

Mankikar, "Power Electronics Industry Newsletter," Power Electronics Industry News, Issue 91, 20 pages (2002). cited by applicant

Mannion, "New Challenges Place Power Squarely in the Spotlight," Electronic Design, Nov. 3, 1997, 8 pages (1997). cited by applicant

Marchetti, "Make a noise for DC-DC converters," Electronic Product Design & Test, retrieved from <http://www.epdtonthenet.net/article/17812/Make-a-noise-for-dc-dc-converters>, 1 page (2003). cited by applicant

Marchetti, "Power Systems Architectures What's In? What's Out?," Battery Power Products & Technology, 2 pages (2003). cited by applicant

Matsuo, "Comparison of Multiple-Output DC-DC Converters using Cross Regulation," 1979 IEEE Power Electronics Specialists Conference, pp. 169-185 (1979). cited by applicant

Maxim, "Power Supplies for Telecom Systems," Maxim Integrated Products Application Note 280, retrieved from <http://www.maxim-ic.com/an280>, 15 pages (1995). cited by applicant

Maxim, "Synchronous Rectification Aids Low-Voltage Power Supplies," Maxim Integrated Products Application Note 625, retrieved from <http://www.maxim-ic.com/an625>, 15 pages (1995). cited by applicant

Mc-Service, "Service Manual for Sony DCR-VX1000/VX1000E RMT-803 Sony Digital Video Camera Recorder," with the following supplements: "DCR-VX1000/VX1000E RMT-803, Service Manual, Supplement-2: Addition for Bist Check," "DCR-VX1000/VX1000E RMT-803, Service Manual, Supplement-2: Addition for DV Mechanical Adjustment Manual 1," 150 page. cited by applicant

McHale, "Complex military systems require efficient power electronics," Military Embedded Systems, retrieved from <http://mil-embedded.com/articles/complex-military-systems-require-efficient-power-electronics>, 1 page (2009). cited by applicant

Micro Linear, "Battery Power Control 1C General Description and Features," Data Sheet ML4873, 1 page (1997). cited by applicant

Micro Linear, "Battery Power Control IC," Advanced Data Sheet ML4873, 9 pages (1993). cited by applicant

Miftakhutdinov, "Improving System Efficiency with a New Intermediate-Bus Architecture," Texas Instruments Seminar, Topic 4, 20 pages (2009). cited by applicant

Miles, et al., "Market Trends Toward Enhanced Control of Electronic Power Systems," Proceedings of the Eighth Annual Applied Power Electronics Conference, pp. 1-6 (1990). cited by applicant

Miwa, "Hybrid Construction of a 10MHz DC-DC Converter for Distributed Power Systems," Massachusetts Institute of Technology Thesis, 63 pages (1989). cited by applicant

Miwa, "Interleaved Conversion Techniques for High Density Power Supplies," Massachusetts Institute of Technology Thesis, 97 pages (1992). cited by applicant

Miwa, et al., "Copper-Based Hybrid Fabrication of a 50W, 5 MHz 40V-5V DC/DC Converter," Proceedings of the Fourth Annual IEEE Applied Power Electronics Conference, pp. 1-6 (1990). cited by applicant

Miwa, et al., "High Efficiency Power Factor Correction Using Interleaving Techniques," Proceedings of APEC '92: Seventh Annual Applied Power Electronics Conference, pp. 1-6 (1992). cited by applicant

Mohandes, "MOSFET Synchronous Rectifiers Achieve 90% Efficiency—Part I," Power Conversion & Intelligent Motion, pp. 10-13 (1991). cited by applicant

Mohandes, "MOSFET Synchronous Rectifiers Achieve 90% Efficiency—Part II," Power Conversion & Intelligent Motion, pp. 55-61 (1991). cited by applicant

Moore, "Step-Up/Step-Down Converters Power Small Portable Systems," EDN Magazine, pp. 79-84 (1994). cited by applicant

Moore, "Synchronous rectification aids low-voltage power supplies," EDN Access, retrieved from <http://www.edn.com/archives/1995/042795/09dF4.htm>, 7 pages (1995). cited by applicant

Morrison, "Bus Converters Push Power Levels Higher," Electronic Design, retrieved from <https://www.electronicdesign.com/content/article/21188217/bus-converters-push-power-levels-higher>, 1 page (2017). cited by applicant

Morrison, "Distributed Power Moves To Intermediate Bus Voltage," Electronic Design 50(19), pp. 55-62 (2002). cited by applicant

Morrison, "Sine Amplitude Converters: A New Class of Topologies for DC-DC Conversion," Electronic Design, retrieved from <http://electronicdesign.com/environments/industry-news/sine-amplitude-converters-a-new-class-of-topologies-for-dc-dc-conversion>, 1 page (2002). cited by applicant

Motto, "Introduction to Solid State Power Electronics," Powerex, Inc., 111 pages (1997). cited by applicant

MPS, "DN0004: 3A Point of Load Power Supplies—MP1570 Design Note," 6 pages (2005). cited by applicant

Mullett, "Practical Design of Small Distributed Power Systems," Power Conversion & Intelligent Motion, pp. 21-27 (1991). cited by applicant

Mullett, "The Role of the Power Source In System Design," Proceedings of the Power Sources Users Conference, 9 pages (1985). cited by applicant

Murakami, et al., "A high-efficiency 30 W board mounted power supply module," Proceedings of the Thirteenth International Telecommunications Energy Conference, pp. 1-6 (1993). cited by applicant

Murakami, et al., "A Highly Efficient Low-Profile 300-W Power-Pack for Telecommunications Systems," Proceedings of 1994 IEEE Applied Power Electronics Conference, pp. 1-6 (1994). cited by applicant

Murakami, et al., "A Simple and Efficient Synchronous Rectifier for Forward DC-DC Converters," Proceedings of the Eighth Annual Applied Power Electronics Conference, pp. 1-6 (1990). cited by applicant

Murata Power Solutions, "EUS34-096 Isolated Bus Converter Datasheet," 3 pages (2008). cited by applicant

Mweene & Ashley, "Communications System Power Supply Designs," Texas Instruments Literature No. SNVA569, 6 pages (2011). cited by applicant

Mweene, "The Design of Front-End DC-DC Converters of Distributed Power Supply Systems with Improved Efficiency and Stability," Massachusetts Institute of Technology Thesis, 63 pages (1989). cited by applicant

Mweene, et al., "A 1 kW, 500 kHz Front-end Converter for Distributed Power Supply System," Proceedings of the Fourth Annual IEEE Applied Power Electronics Conference, pp. 1-6 (1990). cited by applicant

Mweene, et al., "A high-efficiency 1.5 kW, 390-50 V half-bridge converter operated at 100% duty-ratio," Proceedings of APEC '92: Seventh Annual Applied Power Electronics Conference, pp. 1-6 (1992). cited by applicant

Narveson & Harris, "Power-Management Solutions for Telecom Systems Improve Performance, Cost, and Size," Texas Instruments Incorporated Analog Applications Report, pp. 1-6 (1995). cited by applicant

Narveson & Jones, "Why the Market is Ready for a Non-Isolated DC/DC Power Module Standard," Nineteenth Annual IEEE Applied Power Electronics Conference, pp. 1-6 (1995). cited by applicant

Narveson, "How Many Isolated DC-DC's Do you Really Need?," Proceedings of Applied Power Electronics Conference. APEC '96, pp. 692-695 (1996). cited by applicant

Narveson, "What is the Right Bus Voltage?," APEC '98: Thirteenth Annual Applied Power Electronics Conference and Exposition, pp. 883-888 (1998). cited by applicant

Newhart, "Product Report on DC-DC Converters," Electronic Design 34(21), pp. 169-170 (1986). cited by applicant

Niemela, et al., "Comparison of GaAs and Silicon Synchronous Rectifiers in a 3.3V Out, 50W DC-DC Converter," PESC Record. 27th Annual IEEE Power Electronics Specialists Conference, pp. 528-535 (1990). cited by applicant

Nochi, et al., "Full-Wave Current Resonant Multi-Output Converters," 21st Annual IEEE Conference on Power Electronics Specialists, pp. 528-535 (1990). cited by applicant

Non-Final Office Action on U.S. Appl. No. 16/781,070 DTD Sep. 23, 2020. cited by applicant

Non-Financial Office Action on U.S. Appl. No. 17/385,384 DTD Jun. 28, 2022. cited by applicant

Notice of Allowance on U.S. Appl. No. 16/781,070 DTD May 14, 2021. cited by applicant

Notice of Allowance on U.S. Appl. No. 17/385,384 DTD Feb. 28, 2023. cited by applicant

Notice of Allowance on U.S. Appl. No. 17/385,384 DTD Nov. 3, 2022. cited by applicant

Office Action for U.S. Appl. No. 13/947,893 dated Nov. 21, 2014, 5 pages. cited by applicant

Ollero, et al., "New Post-Regulation and Protection Methods for Multiple Output Power Converters With Synchronous Rectification," Proceedings of Intelec'95, pp. 1-5 (1995). cited by applicant

Oraw & Ayyanar, "Load adaptive, high efficiency, switched capacitor intermediate bus converter," INTELEC 07—29th International Telecommunications Energy Conference, pp. 1-5 (1983). cited by applicant

Osifchin, et al., "Evolving Central-Office Powering Architecture," Fifth International Telecommunications Energy Conference, pp. 1-5 (1983). cited by applicant

P.R. Mallory & Co, Inc., "Fundamental Principles of Vibrator Power Supply Design," pp. 9-21, 23-31, 33-47, 49-105, 107-129, 131-135 (1947). cited by applicant

Pagotto, "Distributed Power Supplies, Course Notes for a Seminar Presented During the Power Electronics Conference '90," The Power Electronics Conference Proceedings, pp. 1-5 (1990). cited by applicant

Panov & Jovanovic, "Design and Performance Evaluation of Low-Voltage/High-Current DC/DC OnBoard Modules," Fourteen Annual Applied Power Electronics Conference and Exposition, pp. 1-5 (1999). cited by applicant

Pedersen, "Low Voltage High Efficiency Power Conversion," Proceedings of the Fifth European Space Power Conference, pp. 51-56 (1998). cited by applicant

Pepper, "A New High Efficiency Post-Regulation Technique for Multiple Output Converters," Ninth International Solid-State Power Electronics Conference and Exposition, pp. 1-5 (1999). cited by applicant

Perkinson, "Ups Systems—A Review," Third Annual IEEE Applied Power Electronics Conference and Exposition, pp. 151-154 (1988). cited by applicant

Peterson & Saint-Pierre, "A Half Bridge, Self-Oscillating, Multi-Resonant Converter Circuit," Proceedings of the Eighth Annual Applied Power Electronics Conference and Exposition, pp. 1-5 (1993). cited by applicant

Power One Inc, "Form 10-K (Annual Report): Filed Mar. 12, 2004 for the Period Ending Dec. 31, 2003," Securities and Exchange Commission, 65 pages (2004). cited by applicant

Power One, "SQT54T38096 DC-DC Converter Preliminary Data Sheet," 12 pages (2007). cited by applicant

Pressman, "Chapter 3—Building Block Assembly of Compound Regulating Systems," Switching and Linear Power Supply, Power Converter Design, pp. 74-100 (1977). cited by applicant

Pressman, "Switching and Linear Power Supply, Power Converter Design," Hayden Book Co., 391 pages (1977). cited by applicant

Qian, "Advance Single-Stage Power Factor Correction Techniques," Virginia Polytechnic Institute and State University Thesis, 185 pages (1997). cited by applicant

Ratajczak, "Linear/Switching Supply Isolates, Holds Down Noise," Electronic Design 25, p. 156 (1979). cited by applicant

Ren, "High frequency, high efficiency two-stage approach for future microprocessors," Virginia Polytechnic Institute and State University thesis, 185 pages (2000). cited by applicant

Ren, et al., "A family of high power density unregulated bus converters," IEEE Transactions on Power Electronics 20(5), pp. 1045-1054 (2005). cited by applicant

Ren, et al., "Two-Stage 48V Power Pod Exploration for 64-Bit Microprocessor," Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1306-1312 (2004). cited by applicant

Ren, et al., "Two-Stage Approach for 12V VR," Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1306-1312 (2004). cited by applicant

Renauer, "Challenges in Powering High Performance Low Voltage Processors," Eleventh Annual Applied Power Electronics Conference and Exposition, pp. 9-10 (1996). cited by applicant

Rittenhouse, et al., "A Low-Voltage Power MOSFET With a Fast-Recovery Body Diode for Synchronous Rectification," 21st Annual IEEE Conference on Power Electronics Specialists, pp. 611-617 (1990). cited by applicant

Roddam, "Transistor Inverters and Converters, Chapters 7-11," D. Van Nostrand Company, pp. 116-204 (1963). cited by applicant

Roddam, "Transistor Inverters and Converters," London Life Books Ltd., 122 pages (1963). cited by applicant

Rodriguez, "Voltage Conversion and Regulation Techniques Employed in the Prime Converter for the Anchored Interplanetary Monitoring Platform (AIMP) SPS-1," Proceedings of the 1995 IEEE Applied Power Electronics Conference and Exposition, pp. 808-814 (1995). cited by applicant

Rostek, "Power System Design for Massive Parallel Computer Systems," Ninth Annual Applied Power Electronics Conference and Exposition, pp. 808-814 (1995). cited by applicant

Rozman & Fellhoelter, "Circuit Considerations for Fast, Sensitive Low-Voltage Loads in a Distributed Power System," Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition, pp. 808-814 (1995). cited by applicant

Rutledge, "Distributed Power 'Time for a Second Look,'" INTELEC '86—International Telecommunications Energy Conference, pp. 369-375 (1986). cited by applicant

Sabolis, "Bus Converters Aim to Boost Efficiency In IBA-Based Power Designs," DATEL Application Note, 6 pages (2003). cited by applicant

Sakai & Harada, "A New Synchronous Rectifier Using Bipolar Transistor Driven by Current Transformer," Proceedings of the Fourteenth International Telecommunications Energy Conference, pp. 1-5 (1990). cited by applicant

Sakai & Harada, "Synchronous Rectifier for Low Voltage Switching Converter," Proceedings of INTELEC 95. 17th International Telecommunications Energy Conference, pp. 1-5 (1995). cited by applicant

Sakai, et al., "MOSFET synchronous rectifier with saturable transformer commutation for high frequency converters," Proceedings of IEEE Power Electronics Specialists Conference, pp. 611-617 (1990). cited by applicant

Salato, "The Sine Amplitude Converter Topology Provides Superior Efficiency and Power Density in Intermediate Bus Architecture Applications," Vicor White Paper, pp. 1-5 (1999). cited by applicant

Sampson, et al., "Energy Systems Meeting the Requirements for Distributed Telecommunications Systems," Trends in Telecommunications 8(3), pp. 24-32 (1999). cited by applicant

Sanders, et al., "The Road to Fully Integrated DC-DC Conversion via the Switched-Capacitor Approach," IEEE Transactions on Power Electronics 28(9), pp. 24-32 (1999). cited by applicant

Sano & Fujita, "Performance of a High-Efficiency Switched-Capacitor-Based Resonant Converter With Phase-Shift Control," IEEE Transactions on Power Electronics 28(9), pp. 24-32 (1999). cited by applicant

Sayani & Wanes, "Analyzing and determining optimum on-board power architectures for 48 V-input systems," Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1306-1312 (2004). cited by applicant

Schlecht, "Choosing an On-Board Power Architecture," Power Technology: A Special Supplement to EDN, Part Two: Power System Architectures, pp. P28-P31 (1990). cited by applicant

Schlecht, "Research Results from the Study of A High Efficiency Highly Manufacturable DC-DC Converter," MIT to IBM Report, 32 pages (n.d.). cited by applicant

Schlecht, "The Fundamentals of Switching Regulators and Their Control Circuits," 35 pages (2010). cited by applicant

Schulz, "System Interactions And Design Considerations For Distributed Power Systems," Virginia Polytechnic Institute & State University Thesis, 82 pages (1997). cited by applicant

Schulz, et al., "Design Considerations for a Distributed Power System," 21st Annual IEEE Conference on Power Electronics Specialists, pp. 611-617 (1990). cited by applicant

Schulz, et al., "Integrating a Series of High-Density Converters," PowerTechnics Magazine, pp. 32-37 (1990). cited by applicant

Schwarz, "A Controllable DC Transformer," IEEE Transactions on Magnetics 6(3), pp. 657-658 (1970). cited by applicant

Sebastian, et al., "An Overall Study of the Half-Bridge Complementary-Control DC-to-DC Converter," Proceedings of PESC '95—Power Electronics Specialists Conference, pp. 611-617 (1995). cited by applicant

Sebastian, et al., "A Complete Study of the Double Forward-Flyback Converter," PESC '88 Record, 19th Annual IEEE Power Electronics Specialists Conference, pp. 611-617 (1988). cited by applicant

Sebastian, et al., "A Study of the Two-Input DC-to-DC Switching Post-Regulators," V IEEE International Power Electronics Congress Technical Proceedings, pp. 1-5 (1990). cited by applicant

Sebastian, et al., "Average-Current-Mode Control of Two-Input Buck Postregulators Used in Power-Factor Correctors," IEEE Transactions on Industrial Electronics 37(5), pp. 531-538 (1990). cited by applicant

Sebastian, et al., "Input Current Shaper Based on the Series Connection of a Voltage Source and Loss-Free Resistor," APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition, pp. 1-5 (1998). cited by applicant

Sebastian, et al., "Small-Signal Modeling Of The Half-Bridge Complementary-Control DC-to-DC Converter," IV IEEE International Power Electronics Congress Technical Proceedings, pp. 1-5 (1990). cited by applicant

Sebastian, et al., "Very Efficient Two-Input DC-to-DC Switching Post-Regulators," PESC Record, 27th Annual IEEE Power Electronics Specialists Conference, pp. 611-617 (1995). cited by applicant

Seeman, et al., "Analysis and Optimization of Switched-Capacitor DC-DC Converters," IEEE Transactions on Power Electronics 23(2), pp. 841-851 (2008). cited by applicant

Severns & Bloom, "Modern DC-To-DC Switchmode Power Converter Circuits," Van Nostrand Reinhold Company, 179 pages (1985). cited by applicant

Severns, "Switchmode Converter Topologies—Make Them Work for You!," Intersil Inc. Application Bulletin A035, 32 pages (1980). cited by applicant

Severns, "The Power MOSFET As A Rectifier," Power Conversion International, pp. 49-50 (1980). cited by applicant

SGS-Thomson, "Designing with the L296 Monolithic Power Switching Regulator," SGS-Thomson Microelectronics Application Note, 43 pages (1996). cited by applicant

Shepard, "Power Supplies," Reston Publishing Company, pp. 32-37 (1984). cited by applicant

Shi & Brockschmidt, "Fault Tolerant Distributed Power," Proceedings of Applied Power Electronics Conference—APEC '96, pp. 671-677 (1996). cited by applicant

Shoyama & Harada, "Zero-Voltage-Switching by Magnetizing Current of Transformer in Push-Pull DC-DC Converter," Proceedings of the Thirteenth International Telecommunications Energy Conference, pp. 1-5 (1990). cited by applicant

Slurzberg & Osterheld, "Essentials of Radio-electronics," McGraw-Hill, pp. 358-362 & 623-624 (1961). cited by applicant

Small Services, Inc., "Who We Are," retrieved from <http://www.smallservices.net/>, 8 pages (2009). cited by applicant

Smith, "Benefits of the DC Bus Converter in Distributed Power Architectures for Networking & Communications Systems," International Rectifier, 8 pages (2000). cited by applicant

Smith, "Distributed Power Systems Via ASICs Using SMT," Surface Mount Technology, pp. 29-32 (1990). cited by applicant

Steigerwald, "High Density Power for Low Voltage Pulsed Loads," Proceedings of the Eighth Annual Applied Power Electronics Conference and Exposition, pp. 1-5 (1993). cited by applicant

Steigerwald, et al., "Investigation of Power Distribution Architectures for Distributed Avionics Loads," PESC95 Record, vol. 1, 26th Annual IEEE Power Electronics Specialists Conference, pp. 611-617 (1995). cited by applicant

Sun, et al., "Forward Converter Regulator Using Controlled Transformer," IEEE Transactions on Power Electronics 11(2), pp. 356-364 (1996). cited by applicant

Suryani, "Bus Voltage Level Comparisons for Distributed Power Architectures," Power Conversion & Intelligent Motion, pp. 10-18 (1995). cited by applicant

Suryani, "The Value of Distributed Power," Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition—APEC'95, pp. 104-110 (1995). cited by applicant

SynQor, "16A Non-Isolated DC/DC Converter in SMT package," SynQor Inc. Technical Specification, Product #NQ12xxxSMA16, 16 pages (2004). cited by applicant

SynQor, "16A Non-Isolated, SMT DC/DC Converter with Wide Trim," SynQor Inc. Technical Specification, Product #NQ12T5OSMA16, 15 pages (2004). cited by applicant

SynQor, "16Amp, Wide Output Range, Non-Isolated DC/DC Converter," SynQor Inc. Technical Specification, Product #1Q04T33VMA16, 20 pages (2004). cited by applicant

SynQor, "BusQor Bus Converter BQ50120QTA20," SynQor Inc. Technical Specification, 12 pages (2006). cited by applicant

SynQor, "IBA vs. DPA: What to Consider When Choosing an On-Board Power Architecture," A Technical White Paper by SynQor Inc., 4 pages (n.d.). cited by applicant

SynQor, "SynQor—Advancing the Power Curve," SynQor Inc., 24 pages (2003). cited by applicant

SynQor, "SynQor High Efficiency DC/DC Converters," SynQor Inc., 24 pages (2003). cited by applicant

SynQor, "SynQor Introduces 1.2V output Module for 60A series of Half-Brick DC/DC Converters," SynQor, Inc. Press Release, 1 page (2002). cited by applicant

SynQor, "SynQor Introduces Wide-Input, Point-of-Load DC/DC Converters," SynQor, Inc. Press Release, 1 page (2004). cited by applicant

SynQor, "SynQor's Bus Converter Delivers 240 Watts in Quarter-Brick," SynQor, Inc. Press Release, 1 page (2002). cited by applicant

SynQor, "The PowerQor Series of DC/DC Converters," SynQor Inc., 6 pages (n.d.). cited by applicant

SynQor, "BusQor Series," retrieved from http://web.archive.org/web/20020814221649/http://www.synqor.com/products/busqor_qb.html, 2 pages, (2002). cited by applicant

SynQor, "Technology Overview," retrieved from http://web.archive.org/web/20020208055450/http://www.synqor.com/products/2_2_tech_overview.html, 6 pages (2002). cited by applicant

Tabisz, et al., "A MOSFET Resonant Synchronous Rectifier for High-Frequency DC/DC Converters," 21st Annual IEEE Conference on Power Electronics Specialists, 1990, pp. 100-104.

Tabisz, et al., "Present and future of distributed power systems," Proceedings of APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition, 1992, pp. 100-104.

Takagi, et al., "Ultra High Efficiency of 95% for DC/DC Converter—Considering Theoretical Limitation of Efficiency," Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition, 1997, pp. 100-104.

Tam & Yang, "Functional Models for Space Power Electronic Circuits," IEEE Transactions on Aerospace and Electronic Systems 31(1), pp. 288-296 (1995). cited by applicant

Taylor, "Distributed Power Processing: The Systems Solution," INTELEC '83—Fifth International Telecommunications Energy Conference, pp. 310-314 (1983). cited by applicant

TDK Innovata Inc. & TDK Corporation, "Stability Analysis of Bus Architecture," 2004 IBM Power Technology Symposium, 24 pages (2004). cited by applicant

Tektronix, "Aa 501 Distortion Analyzer with Options—Instruction Manual," Tektronix, Inc., 161 pages (1981). cited by applicant

Tektronix, "PS5004 Precision Power Supply—Instruction Manual," Tektronix, Inc., 142 pages (1986). cited by applicant

Tektronix, "TM 5003 Power Module—Instruction Manual," Tektronix, Inc., 73 pages (1981). cited by applicant

Tektronix, "TM 503 Power Module—Instruction Manual," Tektronix, Inc., 59 pages (1984). cited by applicant

Texas Instruments, "TI Unveils Next-Generation Point-of-Load Power Modules with Ultra-Fast Transient Response," retrieved from <http://newscenter.ti.com/pressroom/2005/05/0505226.aspx>, 2 pages (2005). cited by applicant

Theron, et al., "Soft Switching Self-Oscillating FET-Based DC-DC Converters," PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference, 1992, pp. 100-104.

Thollot, et al., "Power Electronics Technology and Applications 1993," IEEE Technology Update Series, pp. 13-22, 196-203, 207-209, 211-217, 259-302 (1993). cited by applicant

Thorsell, "Mini DC-DC Supplies Simplify Redundancy in Parallel Systems," Academic OneFile, Gale Document No. A6321372, 4 pages (1988). cited by applicant

Thorsell, "Will Distributed On-Board DC/DC Converters Become Economically Beneficial in Telecom Switching Equipment," 12th International Conference on Telecommunications Energy Conference, 1990, pp. 100-104.

Tokai Corp. v. Eastern Enterprises, Inc., 632 F.3d 1358 (Fed. Cir. 2011), 39 pages. cited by applicant

Traister, "Voltage Regulator Circuit Manual," Academic Press, Inc., 77 pages (1989). cited by applicant

Trial Testimony Transcript of Dec. 14, 2010, AM Session, *SynQor, Inc. v. Artesyn Technologies, et al.*, Case No. 2:07-CV-479, 51 pages. cited by applicant

Tsai & Ng, "A Low-Cost, Low-Loss Active Voltage-Clamp Circuit for Interleaved Single-Ended Forward PWM Converter," Proceedings of the Eighth Annual IEEE Applied Power Electronics Conference and Exposition, 1993, pp. 100-104.

Uceda & Cobos, "Supplying Power at Low Voltage (3.3V)," Proceedings of First International Caracas Conference on Devices, Circuits and Systems, pp. 244-248 (1993). cited by applicant

Unitrode, "Switching Regulated Power Supply Design Seminar," Unitrode Corporation, 134 pages (1993). cited by applicant

Unknown, "Chapter II: Inverters and Converters," and "Chapter III, Regulated Power Supplies," pp. 2-1-2-65 and 3-1-3-31, (n.d.). cited by applicant

US Office Action on U.S. Appl. No. 13/933,252 DTD May 11, 2016. cited by applicant

US Office Action on U.S. Appl. No. 16/781,070 DTD Mar. 3, 2021. cited by applicant

Vazquez, et al., "A Systematic Approach to Select Distributed, Centralised or Mixed Power Architecture in Telecom Applications," INTELEC—Twentieth International Telecommunications Energy Conference, 1990, pp. 100-104.

Vazquez, et al., "Fixed Frequency Forward-Flyback Converter with Two Fully Regulated Outputs," Proceedings of INTELEC 95—17th International Telecommunications Energy Conference, 1995, pp. 100-104.

Vicor Powerblog, "Background to Factorized Power Architecture," Vicor Corporation, retrieved from <http://powerblog.vicorpower.com/2011/11/background-to-factorized-power-architecture/>

Vicor Powerblog, "Build Small, Lighter Power Systems by Eliminating Bulk Capacitance," Vicor Corporation, retrieved from <http://powerblog.vicorpower.com/2011/11/build-small-lighter-power-systems-by-eliminating-bulk-capacitance/>

by applicant

Vinciarelli, "Factorized Power Architecture & VI Chips—Power Paradigm of the Future?" Vicor Corporation Webcast, partial transcript, retrieved from <http://www.vicor.com/Products/VI-Chips/VI-Chips-Webcast>

applicant

Vithanage, et al., "150W Board Mounted Power Supply Module Using Highly Compact and Efficient Synchronous Rectifiers," APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition, 1998, pp. 100-104.

Vlatkovic, et al., "Small-Signal Analysis of the Phase-Shifted PWM Converter," IEEE Transactions on Power Electronics 7(1), pp. 128-135 (1992). cited by applicant

Watson, "New Techniques in the Design of Distributed Power Systems," Virginia Polytechnic Institute and State University Thesis, 12 pages (1998). cited by applicant

Weinberg & Ghislanzoni, "A New Zero Voltage and Zero Current Power-Switching Technique," IEEE Transactions on Power Electronics 7(4), pp. 655-665 (1992). cited by applicant

Weinberg, "A Novel Lossless Resonant MOSFET Driver," PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference, pp. 1003-1010 (1992). cited by applicant

White & Miles, "Principles of Fault Tolerance," Proceedings of Applied Power Electronics Conference—APEC '96, pp. 18-25 (1996). cited by applicant

White, "Emerging on-board power architectures," Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 799-804 (2003). cited by applicant

Wiegman, "A Resonant Pulse Gate Drive For High Frequency Applications," Proceedings of APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition, 1992, pp. 100-104.

Wiegman, et al., "A Dual Active Bridge SMPS Using Synchronous Rectifiers," High Frequency Power Conversion Conference Proceedings, pp. 336-346 (1993). cited by applicant

Wildrick, "Stability of Distributed Power Supply Systems," Virginia Polytechnic Institute and State University Thesis, 97 pages (1993). cited by applicant

Wildrick, et al., "A Method of Defining the Load Impedance Specification for a Stable Distributed Power System," IEEE Transactions on Power Electronics 10(1), pp. 100-104.

Xi, et al., "A Precisely Regulated Multiple Output Forward Converter Topology," Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition, 1995, pp. 100-104.

Xi, et al., "A Zero Voltage Switching and Self-Reset Forward Converter Topology," APEC '99—Fourteenth Annual Applied Power Electronics Conference and Exposition, 1999, pp. 100-104.

Xi, et al., "An Improved Technique for the Synchronous Rectifier Mosfets in the Forward Converter Topology," CCECE '97—Canadian Conference on Electrical and Computer Engineering, 1997, pp. 100-104.

applicant

Xi, et al., "The Point of Use DC/DC Power Distribution: The Architecture and an Implementation," INTELEC. Twenty-Second International Telecommunications Energy Conference, 1990, pp. 100-104.

Xiao & Oruganti, "Soft Switched PWM DC/DC Converter With Synchronous Rectifiers," Proceedings of Inteltec'96—International Telecommunications Energy Conference, 1996, pp. 100-104.

Xuefei, et al., "Studies of Self-Driven Synchronous Rectification in Low Voltage Power Conversion," Proceedings of the IEEE 1999 International Conference on Power Electronics and Applications, 1999, pp. 100-104.

Yang, et al., "A New Dual Channel Resonant Gate Drive Circuit For Synchronous Rectifiers," Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 1997, pp. 100-104.

Yang, et al., "Isolated Boost Circuit for Power Factor Correction," The VPEC Annual Power Electronics Seminar, pp. 97-104 (1992). cited by applicant

Yee, et al., "A Self-Driven Synchronous Rectifier," Proceedings of 1994 Power Electronics Specialist Conference—PESC'94, pp. 627-633 (1994). cited by applicant

Yeung, et al., "Generalised analysis of switched-capacitor step-down quasi-resonant converter," Electronics Letters 38(6), pp. 263-264 (2002). cited by applicant

Yeung, et al., "Zero-current switching switched-capacitor quasiresonant step-down converter," IEE Proceedings—Electric Power Applications 149(2), pp. 111-115 (2002). cited by applicant

Yoshida, et al., "A Novel Zero Voltage Switching Half Bridge Converter," Proceedings of Inteltec 94, pp. 566-572 (1994). cited by applicant

Yoshida, et al., "Zero Voltage Switching Approach For Flyback Converter," Proceedings of the Fourteenth International Telecommunications Energy Conference, 1994, pp. 100-104.

Zhang, et al., "Analysis and Evaluation of Interleaving Techniques in Forward Converters," IEEE Transactions on Power Electronics 13(4), pp. 690-698 (1998). cited by applicant

Zhang, et al., "Commutation Analysis of Self-Driven Synchronous Rectifiers in an Active-Clamp Forward Converter," 27th Annual IEEE Power Electronics Specialists Conference, 1997, pp. 100-104.

Zhang, et al., "Design Considerations and Performance Evaluations of Synchronous Rectification in Flyback Converters," Proceedings of APEC 97—Applied Power Electronics Conference and Exposition, 1997, pp. 100-104.

Zhang, et al., "Design considerations for low-voltage on-board DC/DC modules for next generations of data processing circuits," IEEE Transactions on Power Electronics 13(4), pp. 690-698 (1998). cited by applicant

Zhou, et al., "A Novel High-input-voltage, High Efficiency and Fast Transient Voltage Regulator Module—Push-pull Forward Converter," APEC '99—Fourteenth Annual Applied Power Electronics Conference and Exposition, 1999, pp. 100-104.

applicant

Zhou, et al., “Investigation of Candidate VRM Topologies for Future Microprocessors,” Thirteenth Annual Applied Power Electronics Conference and Exposition (APEC 13), 2008 (10 pages). cited by applicant

Appendix C-1—Respondents' Invalidity Chart for U.S. Pat. No. 10,199,950 (Daocheng Huang et al., “Novel Non-isolated LLC Resonant Converters”), filed in the United States International Trade Commission, Investigation No. 337-TA-1370, complaint filed Jul. 12, 2023, Notice of Investigation issued Aug. 14, 2023 (32 pages). cited by applicant

Appendix C-2—Respondents' Invalidity Chart for U.S. Pat. No. 10,199,950 (U.S. Pat. No. 7,307,857, Yan-Fei Liu and Sheng Ye), filed in the matter of Certain Power Converter Modules and Computing Systems Containing the Same, United States International Trade Commission, Investigation No. 337-TA-1370, complaint filed Jul. 12, 2023, Notice of Investigation issued Aug. 14, 2023 (32 pages). cited by applicant

Appendix C-3—Respondents' Invalidity Chart for U.S. Pat. No. 10,199,950 (U.S. Pat. No. 6,930,893, Patrizio Vinciarelli), filed in the matter of Certain Power Converter Modules and Computing Systems Containing the Same, United States International Trade Commission, Investigation No. 337-TA-1370, complaint filed Jul. 12, 2023, Notice of Investigation issued Aug. 14, 2023 (54 pages). cited by applicant

Appendix C-4—Respondents' Invalidity Chart for U.S. Pat. No. 10,199,950 (Secondary References), filed in the matter of Certain Power Converter Modules and Computing Systems Containing the Same, United States International Trade Commission, Investigation No. 337-TA-1370, complaint filed Jul. 12, 2023, Notice of Investigation issued Aug. 14, 2023 (116 pages). cited by applicant

Appendix C-5—Respondents' Invalidity Chart for U.S. Pat. No. 10,199,950 (U.S. Pat. No. 4,257,087, Cuk), filed in the matter of Certain Power Converter Modules and Computing Systems Containing the Same, United States International Trade Commission, Investigation No. 337-TA-1370, complaint filed Jul. 12, 2023, Notice of Investigation issued Aug. 14, 2023 (32 pages). cited by applicant

Ball, et al., “The Combination of Thermal and Electrical Improvements in a IU 100A VRM,” 2007 IEEE Power Electronics Specialists Conference, pp. 15-20 (2007). cited by applicant

Bel Power Products, “Bus Converter, 48V Input/9.3V Output/36.5A, 07CM-38S10L,” Bel Fuse Inc., www.belfuse.com, 2004 (5 pages). cited by applicant

Bel Power Products, “Intermediate Bus Architecture,” Bel Fuse Inc., www.belfuse.com, 2002 (4 pages). cited by applicant

Bel Power Products, “Isolated DC/DC Converters, 07QB-C5T Series Data Sheet,” URL: <https://www.alldatasheet.com/datasheet-pdf/download/156218/BEL/07QB-C5T-Series-Data-Sheet.pdf>. cited by applicant

Bersani et al., “AN1336, DC/DC LLC Reference Design Using the dsPIC DSC,” Microchip Technology, Inc., URL: ww1.microchip.com/downloads/aemDocuments/documents/DS/00001336.pdf. cited by applicant

Chu, et al., “ZVS-ZCS Bidirectional Full-Bridge DC-DC Converter,” 2009 IEEE International Conference on Power Electronics and Drive Systems (PEDS), 2009 (10 pages). cited by applicant

Delta Electronics, Inc., “Delphi Series DNK12, Non-Isolated, Point of Load DC/DC Power Modules, Preliminary Datasheet,” Delta Electronics, Inc., 2018 (10 pages). cited by applicant

Delta vs. Vicor IPR Documents Part 1—Documents filed Sep. 4, 2024-Feb. 21, 2024, with cover letter, for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Delta vs. Vicor IPR Documents Part 2—Documents filed Feb. 21, 2024 for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Delta vs. Vicor IPR Documents Part 3—Documents filed Feb. 21, 2024 for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Delta vs. Vicor IPR Documents Part 4—Documents filed Feb. 21, 2024-Nov. 2, 2023 for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Delta vs. Vicor IPR Documents Part 5—Documents filed Nov. 2, 2023 for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Delta vs. Vicor IPR Documents Part 6—Documents filed Nov. 2, 2023 for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Delta vs. Vicor IPR Documents Part 7—Documents filed Nov. 2, 2023 for *Delta Electronics, Inc.*, Petitioner v. *Vicor Corporation*, Patent Owner, Petition for Review in the United States Patent and Trademark Office before the Patent Trial and Appeal Board, AIA Review #: IPR2024-00134. cited by applicant

Ericsson, “BMR 453 Series DC/DC Converter,” Ericsson, <https://web.archive.org/web/20120131104718/http://www.ericsson.com/solutions/news/powermodules/bmr453-series-dc-dc-converter>. cited by applicant

Ericsson, “BMR 453 series DC/DC converters, Input 36-75 V, Output up to 60 A/396 W Technical Specification,” Ericsson, Jul. 2010 (35 pages). cited by applicant

File History of U.S. Pat. No. 10,199,950, published Feb. 5, 2019 (811 pages). cited by applicant

Huang, “Designing an LLC Resonant Half-Bridge Power Converter,” Texas Instruments, Texas Instruments Power Supply Design Seminar, Topic 3, 2010 (27 pages). cited by applicant

Huang, et al., “Novel Non-isolated LLC Resonant Converters,” 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC 2012), 2012 (10 pages). cited by applicant

Huber, et al., “1.8-MHz, 38-V Resonant VRM,” Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 294-300 (2005). cited by applicant

Huber, et al., “1.8-MHz, 48-V Resonant VRM: Analysis, Design, and Performance Evaluation,” IEEE Transactions on Power Electronics, Jan. 2006, vol. 21, pp. 1-14 (2006). cited by applicant

Intel Corporation, “Intel Xeon Processor ES-2400 Product Family, Datasheet—Volume One,” Intel, URL: <https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/es-2400-product-family-datasheet-volume-one.pdf>. cited by applicant

International Rectifier, “International Rectifier Introduces DC Bus Converter Chip Set Re-Defining Distributed Power Architecture for Networking and Communications,” International Rectifier, 2009 (10 pages). cited by applicant

Le Fevre, “Digital DC/DC Converter Family Integrates PMBus Connectivity,” Ericsson, Jun. 12, 2009 (6 pages). cited by applicant

Lee, et al., “Design Challenges for Distributed Power Systems,” Asian Power Electronics Journal, 1(1), pp. 1-14 (2007). cited by applicant

Liu et al., “Source Reactance Lossless Switch (SRLS) for Soft-Switching Converters with Constant Switching Frequency,” IEEE Transactions on Circuits and Systems II: Express Briefs, 54(12), pp. 1045-1049 (2007). cited by applicant

Lu et al., “Optimal Design Methodology for LLC Resonant Converter” Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition (APEC 2006), 2006 (10 pages). cited by applicant

McDonald, et al., “Design and Optimization of a High Performance LLC Converter,” 2012 Texas Instruments Power Supply Design Seminar, 2012 (25 pages). cited by applicant

Microchip Technology, Inc., “dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 Datasheet,” Microchip Technology Inc., 2012 (386 pages). cited by applicant

Pan, et al., “Secondary-side Adaptive Digital Controlled Series Resonant DC-DC Converters for Low Voltage High Current Applications,” 2008 IEEE Power Electronics Specialists Conference, pp. 1-5 (2008). cited by applicant

Respondents' Corrected Notice of Prior Art filed in the matter of Certain Power Converter Modules and Computing Systems Containing the Same, United States International Trade Commission, Investigation No. 337-TA-1370, complaint filed Jul. 12, 2023, Notice of Investigation issued Aug. 14, 2023 (19 pages). cited by applicant

Salato, M., “Re-Architecting 48V Power Systems with a Novel Non-Isolated Bus Converter,” 2015 IEEE International Telecommunications Energy Conference (INTELEC), 2015 (10 pages). cited by applicant

Sharifi, et al., “A New Non-Isolated Resonant Step-Up Converter,” 2012 International Conference on Applied Electronics, Pilsen, Czech Republic, pp. 253-255 (2012). cited by applicant

Spiazzi, et al., “Layout Considerations and Thermal Analysis of a 1.8 MHz Resonant VRM,” 2007 IEEE Industry Applications Annual Meeting, pp. 1993-2000 (2007). cited by applicant

Synqor, Inc. v. Artesyn Techs., Inc., 709 F.3d 1365, Fed. Cir. 2013 (18 pages). cited by applicant

TDK, “Data Sheet: FReta iQD Series—Single Output Quarter Brick Bus Converter,” TDK Innoveta Inc., Jun. 7, 2005 (12 pages). cited by applicant

Texas Instruments, “Digital Power Controllers—UCD3040, UCD3028, UCD2020,” Texas Instruments, 2010 (63 pages). cited by applicant

Texas Instruments, “UCD3138 Data Manual—Highly Integrated Digital Controller for Isolated Power,” Texas Instruments, Mar. 2012 (pp. 1-68). cited by applicant

Vicor Corporation, “NBM Bus Converter NBM2317S60D1565T0R,” Vicor Corporation, URL: www.vicorpower.com/documents/datasheets/ds-NBM2317S60D1565T0R.pdf. cited by applicant

Vicor Corporation, “Vicor's V-1 Chip Wins EDN 2003 Innovation of the Year Award,” Vicor Corporation, URL: <https://vicorcorporation.gcs-web.com/node/68>. cited by applicant

Vicor Corporation, “IBC Module IB0xxQ096T70xx-xx,” Vicor Corporation, URL: www.vicorpower.com/documents/datasheets/ds_IB0xxQ096T70xx-xx.pdf. cited by applicant

Vicor Corporation, “IBC Module IB0xxQ096T70xx-xx,” Vicor Corporation, URL: www.vicorpower.com/documents/datasheets/ds_IB0xxQ096T70xx-xx.pdf. cited by applicant

Waffenschmidt, et al., “Design Method and Material Technologies for Passives in Printed Circuit Board Embedded Circuits,” IEEE Transactions on Power Electronics, 17(1), pp. 1-14 (2002). cited by applicant

Wei, et al., “A High Efficiency Topology for 12V VRM-Push-Pull Buck and Its Integrated Magnetics Implementations,” Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (APEC 2002), 2002 (10 pages). cited by applicant

Xu et al., “Voltage Divider and its Application in the Two-stage Power Architecture,” Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition (APEC 2006), 2006 (10 pages). cited by applicant

Zhang, et al., “Design and Analysis of Thermal Management for High-Power-Density Converters in Sealed Enclosures,” Proceedings of APEC 97—Applied Power Electronics Conference and Exposition, 1997 (10 pages). cited by applicant

Zhao et al., “Analysis of High Efficiency DC/DC Converter Processing Partial Input/Output Power,” 2013 IEEE 14th Workshop on Control and Modeling for Power Electronics (COMPEL), 2013 (10 pages). cited by applicant

Primary Examiner: Chang; Joseph

Attorney, Agent or Firm: Foley & Lardner LLP

Background/Summary

CROSS-REFERENCE TO RELATED PATENT APPLICATIONS (1) This application is a continuation of U.S. patent application Ser. No. 17/385,384 filed Jul. 26, 2021, which is a continuation of U.S. patent application Ser. No. 16/781,070, filed Feb. 4, 2020 (now U.S. Pat. No. 11,075,583), which is a continuation of U.S. patent application Ser. No. 16/022,636, filed Jun. 28, 2018 (now U.S. Pat. No. 10,594,223), which is a continuation of U.S. patent application Ser. No. 13/933,252, filed Jul. 2, 2013 (now U.S. Pat. No. 10,199,950), each of which are incorporated herein by reference in their entirety.

BACKGROUND

(1) Referring to FIG. 1, a prior art power distribution system 1 such as an Intermediate Bus Architecture ("IBA") is shown having a DC power source 5, supplying power at a source voltage, $V_{sub.S}$, to the input of a bus converter 10. The output of the bus converter 10 supplies power to one or more down-stream regulators, e.g. regulators 6, 7 which in turn provide regulated power, e.g. regulated voltage, to respective loads 8, 9. The bus converter 10 may include a DC Transformer which is a switching power converter that may provide voltage transformation from its input to output at an essentially fixed voltage gain and also provide galvanic isolation between its input and output. The bus converter 10 may adjust its output slightly during predetermined operating conditions to provide in-rush current limiting, e.g. during start up and may provide partial regulation over selected portions of the source voltage range. Although a single bus converter is shown in FIG. 1, a plurality of bus converters may be connected to receive power from a single source 5 and provide power at one or more voltages to a plurality of down-stream regulators, such as regulators 6 and 7. Additionally, two or more bus converters or two or more DC Transformers may be connected in parallel to increase power throughput or to provide a measure of fault tolerance.

SUMMARY

(2) One embodiment of the disclosure relates to an apparatus that includes a power distribution system comprising a source for providing power at a DC source voltage $V_{sub.S}$. The apparatus further includes a bus converter that includes an input circuit and an output circuit. The bus converter is adapted to convert power from the input circuit to the output circuit at a substantially fixed voltage transformation ratio $K_{sub.DC}$ at an output current. An input voltage $V_{sub.IN}$ is applied to the input circuit and an output voltage $V_{sub.OUT}$ is produced by the output of the bus converter, and the substantially fixed voltage transformation ratio can be represented as $K_{sub.DC} = V_{sub.OUT} / V_{sub.IN}$. The apparatus further includes a power distribution bus connected to distribute power from the output circuit of the bus converter at the output voltage $V_{sub.OUT}$. The apparatus further includes a plurality of regulators. Each regulator includes a regulator input connected to the power distribution bus to receive power from the output circuit of the bus converter and a regulator output connected to supply power to a respective load. The plurality of regulators each are separated by a distance from the bus converter. The input circuit of the bus converter and at least a portion of the output circuit of the bus converter are connected in series across the source such that an absolute value of the input voltage $V_{sub.IN}$ applied to the input circuit is approximately equal to the absolute value of the DC source voltage $V_{sub.S}$ minus a number N times the absolute value of the output voltage $V_{sub.OUT}$, where N is at least 1.

(3) Another embodiment relates to an apparatus that includes a power converter including an input circuit and an output circuit. The power converter is configured to receive power from a power distribution system comprising a source for providing power at a DC source voltage $V_{sub.S}$. The power converter is adapted to convert power from the input circuit to the output circuit at a substantially fixed voltage transformation ratio $K_{sub.DC}$ at an output current. An input voltage $V_{sub.IN}$ is applied to the input circuit and an output voltage $V_{sub.OUT}$ is produced by the output of the power converter. The substantially fixed voltage transformation ratio can be represented as $K_{sub.DC} = V_{sub.OUT} / V_{sub.IN}$. The power converter further includes a series connection between the input circuit of the power converter and at least a portion of the output circuit of the power converter across the source, such that an absolute value of the input voltage $V_{sub.IN}$ applied to the input circuit is approximately equal to the absolute value of the DC source voltage $V_{sub.S}$ minus a number N times the absolute value of the output voltage $V_{sub.OUT}$, where N is at least 1.

(4) Yet another embodiment relates to an apparatus that includes a bus converter including an input circuit and an output circuit. The bus converter is configured to receive power from a power distribution system including a source for providing power at a DC source voltage $V_{sub.S}$. The bus converter is adapted to convert power from the input circuit to the output circuit at a substantially fixed voltage transformation ratio $K_{sub.DC}$ at an output current. An input voltage $V_{sub.IN}$ is applied to the input circuit and an output voltage $V_{sub.OUT}$ is produced by the output of the bus converter, and the substantially fixed voltage transformation ratio can be represented as $K_{sub.DC} = V_{sub.OUT} / V_{sub.IN}$. The apparatus further includes a power distribution bus connected to distribute power from the output circuit of the bus converter at the output voltage $V_{sub.OUT}$. The apparatus further includes a plurality of regulators. Each regulator includes a regulator input connected to the power distribution bus to receive power from the output circuit of the bus converter and a regulator output connected to supply power to a respective load. The plurality of regulators each are separated by a distance from the bus converter. The input circuit of the bus converter and at least a portion of the output circuit of the bus converter are connected in series across the source such that an absolute value of the input voltage $V_{sub.IN}$ applied to the input circuit is approximately equal to the absolute value of the DC source voltage $V_{sub.S}$ minus a number N times the absolute value of the output voltage $V_{sub.OUT}$, where N is at least 1.

(5) Another embodiment relates to an apparatus comprising an intermediate bus architecture power distribution system for a telecommunications system comprising a source for providing power at a DC source voltage; a circuit board comprising a bus converter, the bus converter comprising an input circuit, the input circuit comprising a primary transformer winding, the bus converter further comprising an output circuit, the output circuit comprising a secondary transformer winding, wherein the primary and secondary transformer windings are galvanically connected in series, and wherein the bus converter is configured to provide power to a power distribution bus that is not galvanically isolated from the source; and the circuit board further comprising a plurality of regulators, wherein each regulator comprises a regulator input connected to the power distribution bus to receive power from the output circuit of the bus converter and a regulator output connected to supply power to a respective load, the plurality of regulators each being separated by a distance from the bus converter.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 shows a schematic block diagram of a prior art IBA power distribution system according to an illustrative embodiment.

(2) FIG. 2 shows a functional block diagram of a series-connected DC Transformer according to an illustrative embodiment.

(3) FIG. 3 shows a schematic diagram of a new power distribution architecture according to an illustrative embodiment.

(4) FIG. 4 shows a schematic diagram of an isolated SAC-based DC Transformer according to an illustrative embodiment.

(5) FIG. 5 shows a schematic diagram of a series-connected SAC-based DC Transformer according to an illustrative embodiment.

(6) FIG. 6 shows a schematic diagram of a series-connected SAC-based DC Transformer having a center-tapped winding in the output circuit according to an illustrative embodiment.

(7) FIG. 7 shows a schematic diagram of a series-connected DC Transformer for receiving power from a negative input source and delivering power at a positive output voltage according to an illustrative embodiment.

DETAILED DESCRIPTION

(8) Power Distribution Architecture

(9) A power distribution system **50** is shown in FIG. 3 having a primary power source **51** delivering power via a connection **52** to a front-end power-processing unit **53**. The primary power source **51** may be an AC utility line, and the front end unit **53** may be a power conversion stage that converts power from the power source **51** delivering power at a relatively high but safe DC voltage to a power distribution bus **55**, e.g. the DC voltage may vary from a minimum, e.g. 38 Volts, to a maximum, e.g. 55 Volts. Preferably, the front-end unit **53** provides voltage step down and isolation and may optionally provide power factor correction, regulation, or both. An optional backup power system **54** is shown connected to the power distribution bus **55** to provide power in the event of a loss of power from the primary power source **52**. The backup power system may include batteries, a charger for maintaining the batteries, and a switchover mechanism that connects the batteries to the bus in response to predetermined events, such as a decline in voltage or loss of power from the output of the front end **53** or the primary power source **51**.

(10) One or more bus converters, e.g. bus converters **56, 57**, may be connected to the power distribution bus **55** downstream from the front end **53** as shown in the example of FIG. 3 to convert power received from the relatively high voltage power distribution bus **55** for delivery to a respective lower voltage bus. As shown, bus converters **56** and **57** respectively supply power to buses **58** and **59** at voltages, e.g. at or near the requisite load voltages, that are lower than the voltage of the power distribution bus **55**, providing step-down voltage transformation. The bus converters **56, 57** are generally separated by a distance from their respective regulators **60, 61**. For example, in a typical system, one or more system circuit boards housed in a common enclosure may each include one or more bus converters, preferably located near the edge of, or other location on, the board where power connections are made to the board. A down-stream regulator receiving power from the bus converter(s) may be preferably located adjacent to the circuitry, e.g. a processor, ASIC, or other circuitry, to which it or they supply power. The physical distance separating the bus converter and a respective down-stream regulator in such an example may range from as much as a dimension of the system circuit board, i.e. a diagonal dimension where the bus converter and regulator located at opposite corners, a length or width dimension where they are located at opposite edges, a half-length or width where one is situated closer to the middle and the other is at an edge, etc. In another example, a bus converter may be located off of the system board in which case the electrical distance could be greater than a dimension of the system board. Naturally, the distance separating the bus converter and a respective down-stream regulator will depend on the system layout. However, a bus converter housed in a self-contained assembly adapted to be installed as a unit at a location remote from the down-stream regulator(s) may be separated by a distance from a down-stream regulator regardless of their respective mounting locations at the system level.

(11) The output of each bus converter **56, 57** may, in turn, provide power via its respective bus **58, 59** to a respective plurality of regulators, preferably at or near the point of load, such as point-of-load switching voltage regulators **60, 61**. It should be understood that although two bus converters **56, 57** are shown in the example of FIG. 3, any number of bus converters, e.g. one, may be used. Similarly, although regulators **60** and **61** are shown in FIG. 3 as comprising a plurality of individual regulators, any suitable number of regulators, e.g. one, may be connected to a particular bus converter within the constraints of the physical devices used. The regulators **60, 61** may supply power to respective loads (not shown). The loads can be a variety of devices, including integrated circuits and electromechanical devices (such as storage and cooling devices).

(12) The bus converters **56, 57** shown in the system of FIG. 3, however, preferably do not provide galvanic isolation between their respective output busses **58, 59** and the power distribution bus **55** as described in additional detail below.

(13) Series-Connected DC Transformer

(14) Referring to FIG. 2, a functional block diagram of a series-connected power conversion system **20** suitable for use as a bus converter in the power distribution system **50** of FIG. 3 is shown. The power conversion system **20** includes an input **21** for receiving power from a source at a source voltage, $V_{sub.S}$, and an output **22** for delivering power to a load at an output voltage, $V_{sub.O}$, that is less than $V_{sub.S}$, and a DC Transformer **25**. The DC Transformer **25** may be implemented preferably using the Sine-Amplitude Converter (“SAC”) topologies and timing architectures described in Vinciarelli, Factorized Power Architecture and Point of Load Sine Amplitude Converters, U.S. Pat. No. 6,930,893 and in Vinciarelli, Point of Load Sine Amplitude Converters and Methods, U.S. Pat. No. 7,145,786 both assigned to VLT., Inc. and incorporated here in their entirety by reference (hereinafter the “SAC Patents”). Alternatively, other converter topologies, such as hard-switching, fixed ratio DC-DC converters, may be used. The DC Transformer **25** converts power received from its input **23** (distinguished from the input **21** of the bus converter **20**) at an input voltage, $V_{sub.IN}$, for delivery to its output **24** at an output voltage, $V_{sub.OUT}$, using an essentially fixed voltage gain or voltage transformation ratio.

(15) The voltage gain or voltage transformation ratio of a system as defined generally herein is the ratio of its output voltage to its input voltage at a specified current such as an output current. For the system **20** in FIG. 2, the voltage transformation ratio may be expressed as

$K_{sub.SYS} = V_{sub.O} / V_{sub.S} @ I_{sub.L}$. Similarly, the voltage transformation ratio of the DC Transformer **25** may be stated as

$K_{sub.DC} = V_{sub.OUT} / V_{sub.IN} @ I_{sub.O}$. Note that the system output voltage, $V_{sub.O}$, and the DC Transformer output voltage, $V_{sub.OUT}$, are the same in the configuration shown. However, the input **23** and output **24** of the DC Transformer **25** are shown in a series-connected configuration across the system input **21**. As a result, the input voltage, $V_{sub.IN}$, to the DC Transformer input **23** is less than the input voltage, $V_{sub.S}$, to the system input **21** by an amount equal to the output voltage:

$$V_{sub.IN} = V_{sub.S} - V_{sub.O}. \quad (1)$$

(16) Similarly as shown in FIG. 2, the current, $I_{sub.L}$, drawn by the load from the system output **22** is greater than the current produced at the output **24** of the DC Transformer **25** by an amount equal to the input current:

$$I_{sub.O} = I_{sub.L} - I_{sub.IN}. \quad (2)$$

(17) The system voltage transformation ratio, $K_{sub.SYS}$, using the series-connected DC Transformer **25**, may be expressed as a function of the DC Transformer voltage transformation ratio, $K_{sub.DC}$:

$$K_{sub.SYS} = K_{sub.DC} / (K_{sub.DC} + 1) \quad (3)$$

(18) The above equation (3) may be rearranged to express the DC Transformer **25** voltage transformation ratio, $K_{sub.DC}$, required in a series-connected system as a function of the system voltage transformation ratio, $K_{sub.SYS}$:

$$K_{sub.DC} = K_{sub.SYS} / (1 - K_{sub.SYS}) \quad (4)$$

(19) Referring to FIG. 4, an isolated SAC that may be utilized for DC Transformer **25**, according to one embodiment, is shown having a full-bridge input circuit, including switches **S1, S2, S3, and S4**, connected to drive the resonant circuit including capacitor **C** and the input winding, having N_1 turns, with the input voltage $V_{sub.IN}$. The isolated SAC is shown having a full-bridge output circuit, including switches **S5, S6, S7, and S8**, connected to rectify the voltage impressed across the output winding, having N_2 turns, and delivering the output voltage, $V_{sub.O}$. The voltage transformation ratio of the SAC will be essentially a function of the turns ratio: $K_{sub.DC} = V_{sub.O} / V_{sub.IN} = N_2 / N_1$.

(20) A series-connected SAC **200** is shown in FIG. 5. By way of comparison, the series-connected SAC **200** uses the same full-bridge input circuit topology, including switches **S1, S2, S3, and S4**, driving the resonant circuit including capacitor **C** and the input winding, having N_1 turns, with the input voltage $V_{sub.IN}$. SAC **200** also uses the same full-bridge output topology, including switches **S5, S6, S7, and S8**, connected to rectify the voltage impressed across the output winding, having N_2 turns, and delivering the output voltage, $V_{sub.O}$. The voltage transformation ratio of the series-connected SAC **200** from the input circuit to output circuit is also essentially a function of the transformer turns ratio N_2 / N_1 and the same as

the isolated SAC **25** in FIG. 4: $K_{sub.SYS} = V_{sub.O}/V_{sub.IN} = N_2/N_1$. When evaluated in terms of the system, i.e. using $V_{sub.S}$ applied across the series-connected input and output, the voltage transformation ratio becomes: $K_{sub.SYS} = V_{sub.O}/V_{sub.S} = N_2/(N_2+N_1)$.

(21) Many contemporary applications use a voltage transformation ratio equal to $\frac{1}{2}$ requiring an odd transformer turns ratio ($N_2/N_1 = \frac{1}{2}$) which is generally not optimal. Referring to equation (4) above, the $K_{sub.SYS} = \frac{1}{2}$ bus converter may be implemented using a $K_{sub.DC} = \frac{1}{4}$ series-connected topology (e.g. as shown in FIGS. 2, 4, and 5), allowing the use of an even, i.e. 1:4, turns ratio in the transformer. An even transformer turns ratio may provide greater transformer layout flexibility and efficiency.

(22) Note that the series-connected converter **200** may be implemented by connecting an off-the-shelf isolated DC Transformer, such as the isolated converter shown in FIG. 4, as shown in FIG. 2. Alternatively, the converter **200** may be implemented as series-connected input and output circuits, e.g. as shown in FIGS. 5, 6, and 7 discussed below, in an integrated converter, optionally providing greater power density eliminating the isolation imposed design constraints, eliminating control circuit bias currents from flowing through to the output and the potential need for an output clamp, and providing system-ground referenced control circuitry (not shown) for interface signals that are referenced to ground rather than the output for the reconfigured off-the-shelf isolated converter.

(23) Connecting the input and output of the DC Transformer **25** in series eliminates galvanic isolation between the input and output of the series-connected bus converter **20**, which is counterintuitive. However, when used in the architecture of FIG. 3, isolation is deployed at an intermediate stage where the isolation may be superfluous. The architecture of FIG. 3, therefore, trades isolation at this stage for efficiency gain and reduced component stress. If isolation is required, e.g. for safety reasons, in the architecture of FIG. 3, it may preferably be provided by an upstream power conversion stage such as the front-end converter **53**.

(24) Efficiency

(25) The power processed by the isolated SAC shown in FIG. 4 may be compared with that of the series-connected SAC **200** (FIG. 5) by summing the product of maximum voltage across ($V_{sub.n}$) and average current ($I_{sub.n}$) through each switch ($n=1$ through 8).

(26) $P_{Processed} = \sum_{n=1}^{8n} (V_n * I_n)$ (5)

(27) Each input switch (S1, S2, S3 and S4) in the full bridge input circuits (FIGS. 4, 5) is subjected to the input voltage, $V_{sub.IN}$, (distinguished from the source voltage $V_{sub.S}$) and an average of one half of the input current, $I_{sub.IN}$. The sinusoidal nature of the current in the SAC topology represents a difference between the RMS and average currents, which is unimportant for the following comparison between two converters using the same topology. The power processed by the input circuits is:

$P_{sub.IN} = 2 * V_{sub.IN} * I_{sub.IN}$ (6)

(28) Similarly, each output switch (S5, S6, S7 and S8) in the full bridge output circuit of FIG. 4 will be subjected to the full output voltage, $V_{sub.O}$, and will carry an average of one half of the output current, $I_{sub.O}$. Note that the output current in the case of the isolated converter is equal to the load current, $I_{sub.L}$ and in the case of the series-connected converter (discussed below) is not. The power processed by the output circuits may therefore be reduced to:

$P_{sub.OUT} = 2 * V_{sub.O} * I_{sub.O}$ (7)

(29) Combining equations (6) and (7) and making the appropriate substitutions using $K_{sub.DC} = V_{sub.O}/V_{sub.IN}$ and the corollary $I_{sub.IN} = K_{sub.DC} * I_{sub.O}$, the total power processed by the converters reduces to:

$P = 4 * V_{sub.O} * I_{sub.O}$ (8)

(30) In the isolated converter of FIG. 4, the output current equals the load current ($I_{sub.O} = I_{sub.L}$), therefore, the power processed by the isolated converter, $P_{sub.ISO}$, may be reduced to the following function of load power, $P_{sub.Load} = V_{sub.O} * I_{sub.L}$:

$P_{sub.ISO} = 4 * P_{sub.Load}$ (9)

(31) Neglecting fixed losses in the converter, the input current may be expressed as a function of the output current and voltage transformation ratio as follows:

$I_{sub.IN} = I_{sub.O} * K_{sub.DC}$ (10)

(32) Combining equations (2), (4), and (10), the output current of the series-connected converter may be expressed as a function of load current and voltage transformation ratio as follows:

$I_{sub.O-Series} = I_{sub.L} * (1 - K_{sub.SYS})$ (11)

(33) Substituting equation (11) into equation (8) produces the total power processed by the series-connected converter as a function of load power ($P_{sub.Load} = V_{sub.O} * I_{sub.L}$) and system voltage transformation ratio:

$P_{sub.SERIES} = 4 * P_{sub.Load} * (1 - K_{sub.SYS})$ (12)

(34) Accordingly, the efficiency advantage of the series-connected converter over the isolated converter—the ratio of equations (12) and (9)—reduces to:

$P_{sub.SERIES}/P_{sub.ISO} = (1 - K_{sub.SYS})$ (13)

(35) From equation (13) it can be seen that the series-connected converter offers a significant efficiency advantage. Consider a typical example for comparison, using a bus converter to convert power from a nominal 50 Volt power distribution bus for delivery to a 10 volt load ($K_{sub.SYS} = \frac{1}{5}$) at 100 amps: the series-connected converter processes only 80% of the power, offering a 20% efficiency savings compared to the isolated converter.

(36) In a typical isolated DC Transformer, like most DC-DC converters, the control circuitry is configured to operate from power drawn from the input producing a quiescent component of the input current. Use of such a converter, e.g. an off-the-shelf DC Transformer, in a series-connected configuration could, therefore, allow the quiescent input current to flow unregulated into a load connected to the output, which would be problematic while the power train is not operating and, therefore, incapable of regulating the output voltage. It may, for that reason, be desirable to clamp the output voltage using a zener diode, such as zener diode **26** in FIG. 2, or other clamp circuit or device appropriately scaled in breakdown voltage and power dissipation to carry the quiescent input current, protecting the load and perhaps the output circuitry of the converter. Integrating the series-connected input and output circuitry into a non-isolated converter topology such as shown in FIGS. 5, 6, and 7 affords the opportunity to configure the control circuitry to draw power from the input to ground preventing that component of the input current from flowing out to the load. Additionally, a DC blocking capacitor may be used in the power train to avoid leakage current from flowing from the input to the output. One or both of the above measures may be used to avoid the need to clamp the output.

(37) Configuring the control circuitry to reference the system ground in the integrated converter (rather than the input return in the off-the-shelf isolated converter) easily allows any interface signals to be ground-referenced (rather than output referenced) which is advantageous from the perspective of the system integrator.

(38) Center-Tap Secondary

(39) Another series-connected SAC **210** is shown in FIG. 6. By way of comparison, the series-connected SAC **210** uses the same full-bridge input circuit topology, including switches S1, S2, S3, and S4, driving the resonant circuit including capacitor C and the input winding, having N_1 turns, with the input voltage $V_{sub.IN}$, as shown in FIG. 5. However, a center-tap output winding, having $2 * N_2$ turns, is used in the output circuit, which includes switches S5, S6, S7, and S8, connected to rectify the voltage impressed across the output windings and delivering the output voltage, $V_{sub.O}$. The system voltage transformation ratio of the series-connected SAC **210** (FIG. 6) is essentially a function of the transformer turns ratio: $K_{sub.SYS} = V_{sub.O}/V_{sub.SYS} = N_2/(N_1 + 2 * N_2)$; as is the voltage transformation ratio from input circuit to output circuit: $K_{sub.DC} = V_{sub.O}/V_{sub.IN} = N_2/N_1$.

(40) The converter **210** of FIG. 6 differs from the series-connected converter **200** (FIG. 5) in that the input voltage, $V_{sub.IN}$, presented to the input

circuit is equal to the source voltage, $V_{sub.S}$, reduced by the output voltage, $V_{sub.O}$:
 $V_{sub.IN-210} = V_{sub.S} - 2V_{sub.O}$ (14)

as suggested by the addition of N2 turns in the output winding of the transformer. Also, each output switch (S5, S6, S7 and S8) in the converter **210** is subjected to twice the output voltage, $V_{sub.O}$, with the upper output switches (S5 and S7) each carrying an average of half of the input current, $I_{sub.IN}$, and the lower output switches (S6 and S8) each carrying an average of half of the difference between the load current, $I_{sub.L}$, and the input current, $I_{sub.IN}$. Using the same analysis as described above, summing the product of maximum voltage across ($V_{sub.n}$) and average current ($I_{sub.n}$) through each switch (N=1 through 8), the total power processed by the converter **210** of FIG. 6 is:

$$P_{sub.210} = 2 * V_{sub.IN} * I_{sub.IN} + 2 * V_{sub.O} * I_{sub.IN} + 2 * V_{sub.O} * (I_{sub.L} - I_{sub.IN}) \quad (15)$$

(41) Using the system voltage transformation ratio, $K_{sub.SYS} = V_{sub.O} / V_{sub.S}$ in equation (14), the input voltage may be expressed as:

$$V_{sub.IN-210} = V_{sub.O} * ((1 / K_{sub.SYS}) - 2) \quad (16)$$

(42) Recognizing that in an ideal converter the input power equals the output power $V_{sub.S} * I_{sub.IN} = V_{sub.O} * I_{sub.L}$ the input current may be expressed as:

$$I_{sub.IN} = K_{sub.SYS} * I_{sub.L} \quad (17)$$

(43) Making the appropriate substitutions into equation (15), the total power processed by series-connected converter **210** (FIG. 6) reduces to:

$$P_{sub.210} = 4 * V_{sub.O} * I_{sub.L} * (1 - K_{sub.SYS}) \quad (18)$$

which may be further reduced to express the total power processed by the series-connected converter **210** using a center-tap output winding as shown in FIG. 6 as a function of load power ($P_{sub.Load} = V_{sub.O} * I_{sub.L}$) and system voltage transformation ratio:

$$P_{sub.210} = 4 * P_{sub.Load} * (1 - K_{sub.SYS}) \quad (19)$$

(44) Which is the same result obtained in equation (12) above for the series-connected converter **200** in FIG. 5.

(45) There may be certain advantages of one series-connected topology over the other depending upon the application. For example, the transformer in the converter **200** (FIG. 5) has N2 fewer turns than in the transformer of the converter **210** (FIG. 6) offering reduced winding losses. However, the input switches (S1, S2, S3 and S4) in the converter **210** (FIG. 6) are exposed to lower voltages than in the converter **200** (FIG. 5) which may afford lower switch conduction losses. Also, two of the output switches (S5 and S7) in converter **210** (FIG. 6) carry much less current and may be implemented with smaller and more cost effective devices than in converter **200** (FIG. 5).

(46) Negative Input-Positive Output

(47) Referring to FIG. 7, another series-connected SAC-based converter **215** is shown configured to receive a negative source voltage, $V_{sub.S}$, and deliver a positive output voltage. (The topology shown in FIG. 7 may alternatively be adapted to receive a positive source voltage and deliver a negative output voltage.) Converter **215** may be viewed as a variation of the converter **210** (FIG. 6) in which the input and output circuit positions have been rearranged with the output terminal serving as the common terminal. The converter **215** of FIG. 7 differs from the converter **210** (FIG. 6) in that the absolute value of the input voltage, $V_{sub.IN}$, presented to the input circuit is equal to the absolute value of the source voltage, $V_{sub.S}$, reduced by the absolute value of the output voltage, $V_{sub.O}$ (compared to twice the output voltage in FIG. 6) because of the polarity change from input to output:

$$|V_{sub.IN-215}| = |V_{sub.S}| - |V_{sub.O}| \quad (20)$$

as also suggested by the transformer configuration. Also, the upper output switches (S5 and S7) each carry an average of half of the output current, $I_{sub.O}$, which equals the load current, $I_{sub.L}$ in FIG. 7, compared to the difference between the load current, $I_{sub.L}$, and the input current, $I_{sub.IN}$, in FIG. 6. Once again, summing the product of maximum voltage across ($V_{sub.n}$) and average current ($I_{sub.n}$) through each switch (N=1 through 8) as described above, the total power processed by the converter **215** of FIG. 7 is:

$$P_{sub.215} = 2 * V_{sub.IN} * I_{sub.IN} + 2 * V_{sub.O} * I_{sub.IN} + 2 * V_{sub.O} * I_{sub.L} \quad (21)$$

which, when reduced using equations (17) and (20), becomes:

$$P_{sub.215} = 4 * P_{sub.Load} \quad (22)$$

(48) A comparison of the power processed by the converter **215** (equation (22); FIG. 7) with the power processed by the isolated converter **25** (equation (9); FIG. 4) may indicate no efficiency advantage, however, the input switches (S1, S2, S3 and S4) in the series-connected converter **215** of FIG. 7 are subjected to lower voltages potentially affording use of better figure of merit switches leading to potential efficiency improvements. Furthermore, the absence of isolation-related design constraints in such an integrated converter may be used to increase power density.

(49) The converters **20** (FIG. 2), **200** (FIG. 5), **210** (FIG. 6), and **215** (FIG. 7) are examples of a class of series-connected converters in which at least a portion of the output circuit is connected in series with the input circuit such that the absolute value of the voltage, $V_{sub.IN}$, presented to the input circuit is equal to the absolute value of the source voltage $V_{sub.S}$, minus N times the absolute value of the output voltage, $V_{sub.O}$, where the value of N is at least 1:

$$|V_{sub.IN}| = |V_{sub.S}| - N * |V_{sub.O}| \quad (23)$$

(50) The value of N will vary depending upon the converter topology used, e.g. a center-tap secondary or not, polarity reversing or not, etc. In the examples described above: N=1 for converters **20** (FIG. 2), **200** (FIG. 5), and **215** (FIG. 7) and N=2 for converter **210** (FIG. 6) as shown in equation 14. Although a full bridge switch configuration is preferred for its superior noise performance, half-bridge switch configurations may also be deployed in the input circuitry, the output circuitry, or both.

(51) The disclosure is described above with reference to drawings. These drawings illustrate certain details of specific embodiments that implement the systems, apparatus, and/or methods of the present disclosure. However, describing the disclosure with drawings should not be construed as imposing on the disclosure any limitations that may be present in the drawings. No claim element herein is to be construed under the provisions of 35 U.S.C. § 112, sixth paragraph, unless the element is expressly recited using the phrase "means for." Furthermore, no element, component or method step in the present disclosure is intended to be dedicated to the public, regardless of whether the element, component or method step is explicitly recited in the claims.

(52) It should be noted that although the disclosure provided herein may describe a specific order of method steps, it is understood that the order of these steps may differ from what is described. Also, two or more steps may be performed concurrently or with partial concurrence. It is understood that all such variations are within the scope of the disclosure.

(53) The foregoing description of embodiments of the disclosure have been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the disclosure to the precise form disclosed, and modifications and variations are possible in light of the above teachings or may be acquired from practice of the disclosure. The embodiments were chosen and described in order to explain the principals of the disclosure and its practical application to enable one skilled in the art to utilize the disclosure in various embodiments and with various modifications as are suited to the particular use contemplated.

Claims

1. An apparatus, comprising: a bus converter circuit having a first terminal, a second terminal, and a common terminal and being configured to convert power in a direction, the direction being one of the following: (a) a first direction in which the first terminal and common terminal form an input for receiving input power at a first voltage, V1, and the second terminal and the common terminal form an output for delivering output power at a second voltage, V2, or (b) a second direction in which the second terminal and the common terminal form an input for receiving input power at the second voltage, V2, and the first terminal and the common terminal form an output for delivering output power at the first voltage, V1; wherein the

input and output are galvanically connected; wherein over a range of input voltages the bus converter circuit uses an essentially fixed voltage transformation ratio, K , equal to the second voltage, V_2 divided by the first voltage, V_1 , ($K=V_2/V_1$), to convert power in the direction, such that output power delivered in the first direction is at the second voltage, $V_2=K \times V_1$, and output power delivered in the second direction is at the first voltage, $V_1=V_2/K$; wherein the first voltage, V_1 , is greater than the second voltage, V_2 ; wherein the bus converter circuit includes (i) a transformer having a first winding and a second winding, (ii) a plurality of switches, and (iii) a controller configured to operate the plurality of switches in a series of converter operating cycles; wherein each converter operating cycle includes a first and a second power transfer interval, the first and second power transfer intervals having essentially equal durations, and wherein during the first power transfer interval a first set of the plurality of switches is ON and power is converted in the direction, and during the second power transfer interval a second set of the plurality of switches is ON and power is converted in the direction; wherein the bus converter circuit is configured during the first power transfer interval (a) to form a first series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first or second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the first set, and at least one capacitor, and (b) to conduct current in the direction between the first terminal and the second terminal; wherein the bus converter circuit is configured during the second power transfer interval (a) to form a second series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first or second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the second set, and at least one capacitor, and (b) to conduct current in the direction between the first terminal and the second terminal; wherein the bus converter circuit is configured to, before the first power transfer interval, reduce a voltage across a first ZVS switch prior to turning the first ZVS switch ON, such that the voltage across the first ZVS switch is reduced when the first ZVS switch is turned ON, the first ZVS switch being at least one of the plurality of switches in the first set; and wherein the bus converter circuit is configured to, before the second power transfer interval, reduce a voltage across a second ZVS switch prior to turning the second ZVS switch ON, such that the voltage across the second ZVS switch is reduced when the second ZVS switch is turned ON, the second ZVS switch being at least one of the plurality of switches in the second set.

2. The apparatus of claims 1, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.
3. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 1, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.
4. The apparatus of claim 1, wherein forming the first and second series circuits comprises at least two of the first and second terminals.
5. The apparatus of claim 4, further comprising: a power distribution bus connected to distribute power from the output; and a plurality of voltage regulators, wherein each voltage regulator comprises a regulator input connected to the power distribution bus to receive power from the output and a regulator output connected to supply power to a respective load, the plurality of voltage regulators each being separated by a distance from the bus converter circuit.
6. The apparatus of claim 5, wherein the direction is the first direction.
7. The apparatus of claim 6, wherein the respective load comprises a computer processor.
8. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 4, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.
9. The apparatus of claim 4, wherein the bus converter circuit is further capable of converting power in either of the first direction or the second direction and the direction is a function of conditions external to the bus converter circuit.
10. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 9, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.
11. The apparatus of claim 4, wherein the first series circuit comprises one or more of the following: (a) at least one component that is not in the second series circuit, (b) at least one component that is in the second series circuit but is connected in an order that is different from in the second series circuit, or (c) at least one component that is in the second series circuit but is connected to carry a current that flows in a direction that is opposite from a current that the component carries in the second series circuit.
12. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 11, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.
13. The apparatus of claim 4, wherein the first set of switches includes one or more switches that are not in the second set of switches.
14. The apparatus of claim 4, wherein the first set of switches does not include any switches that are in the second set of switches.
15. The apparatus of claim 4, wherein at least one winding of the first series circuit is different than at least one winding of the second series circuit.
16. The apparatus of claim 4, wherein at least one winding of the first series circuit is the same as at least one winding of the second series circuit.
17. The apparatus of claim 16, wherein the at least one winding is configured in the first series circuit to carry current in one direction and in the second series circuit to carry current in another direction opposite to the one direction.
18. The apparatus of claim 16, wherein the first series circuit and the second series circuit each comprises at least two windings of the transformer.
19. The apparatus of claims 18, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.
20. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 18, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.
21. The apparatus of claim 18, wherein the at least two windings in the first and second series circuits each comprises the first winding and the second winding, and the first winding and the second winding are configured in the first series circuit to carry current in one direction and are configured in the second series circuit to carry current in another direction opposite to the one direction.
22. The apparatus of claim 21, wherein the first and second windings are configured in a first order in the first series circuit and in a second different order in the second series circuit.
23. The apparatus of claim 22, wherein the first and second windings are configured in the first series circuit for current to flow in the first direction and in the second series circuit for current to flow in the another direction.
24. The apparatus of claim 18, wherein the first and second series circuits form a first and a second series resonant circuit, each having a

characteristic resonant period; and the essentially equal duration of the first and second power transfer intervals is less than each characteristic resonant period.

25. The apparatus of claims 24, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.

26. The apparatus of claim 18, wherein the transformer comprises a third winding and the first and second series circuits each further comprises the third winding.

27. The apparatus of claim 26, wherein the first, second, and third windings are configured in the first series circuit to carry current in one direction and in the second series circuit to carry current in another direction opposite to the one direction.

28. The apparatus of claim 26, wherein the first set of switches includes one or more switches that are not in the second set of switches.

29. The apparatus of claim 26, wherein the first set of switches does not include any switches that are in the second set of switches.

30. The apparatus of claim 16, wherein the transformer comprises a third winding and the first series circuit and the second series circuit each comprises at least two windings of the transformer.

31. The apparatus of claims 30, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.

32. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 30, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.

33. The apparatus of claim 4, wherein the voltage across the first ZVS switch is reduced to nearly zero before the first ZVS switch is turned ON and the voltage across the second ZVS switch is reduced to nearly zero before the second ZVS switch is turned ON.

34. The apparatus of claim 1, wherein the voltage across the first ZVS switch is reduced to nearly zero before the first ZVS switch is turned ON and the voltage across the second ZVS switch is reduced to nearly zero before the second ZVS switch is turned ON.

35. The apparatus of claim 1, wherein at least one of the windings is coupled to the input and at least one of the windings is coupled to the output during the power transfer intervals.

36. The apparatus of claim 35, wherein the first winding is coupled to the input during the first power transfer interval and the second winding is coupled to the output during the first power transfer interval.

37. The apparatus of claim 36, wherein the transformer comprises a third winding and the third winding is coupled to the output during the second power transfer interval.

38. The apparatus of claim 1, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.

39. The apparatus of claim 38, wherein the direction is the first direction.

40. The apparatus of claim 6, wherein the respective load comprises a computer processor.

41. The apparatus of claim 1, wherein the first series circuit comprises one or more of the following: (a) at least one component that is not in the second series circuit, (b) at least one component that is in the second series circuit but is connected in an order that is different from in the second series circuit, or (c) at least one component that is in the second series circuit but is connected to carry a current that flows in a direction that is opposite from a current that the component carries in the second series circuit.

42. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 41, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.

43. The apparatus of claim 1, wherein the first set of switches includes one or more switches that are not in the second set of switches.

44. The apparatus of claim 1, wherein the first set of switches does not include any switches that are in the second set of switches.

45. The apparatus of claim 1, wherein at least one winding of the first series circuit is different than at least one winding of the second series circuit.

46. The apparatus of claim 1, wherein at least one winding of the first series circuit is the same as at least one winding of the second series circuit.

47. The apparatus of claim 46, wherein the at least one winding is configured in the first series circuit to carry current in one direction and in the second series circuit to carry current in another direction opposite to the one direction.

48. The apparatus of claim 46, wherein the first series circuit and the second series circuit each comprises at least two windings of the transformer.

49. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 41, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.

50. The apparatus of claim 49, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.

51. The apparatus of claim 48, wherein the at least two windings in the first and second series circuits each comprises the first winding and the second winding, and the first winding and the second winding are configured in the first series circuit to carry current in one direction and are configured in the second series circuit to carry current in another direction opposite to the one direction.

52. The apparatus of claim 51, wherein the first and second windings are configured in a first order in the first series circuit and in a second different order in the second series circuit.

53. The apparatus of claim 52, wherein the first and second windings are configured in the first series circuit for current to flow in the one direction and in the second series circuit for current to flow in the another direction.

54. The apparatus of claim 51, wherein the transformer comprises a third winding and the first and second series circuits each further comprise the third winding.

55. The apparatus of claim 54, wherein the first, second, and third windings are configured in the first series circuit to carry current in the one direction and in the second series circuit to carry current in the another direction.

56. The apparatus of claim 54, wherein the first set of switches does not include any switches that are in the second set of switches.

57. The apparatus of claim 54, wherein the first set of switches does not include any switches that are in the second set of switches.

58. The apparatus of claim 56, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.

59. The apparatus of claim 58, wherein the bus converter circuit is a self-contained assembly adapted to be installed as a unit.

60. The apparatus of claim 46, wherein the transformer comprises a third winding and the first series circuit and the second series circuit each comprises at least two windings of the transformer.

61. A computer apparatus, comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits of claim 60, connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.

62. The apparatus of claim 61, wherein one or more of the bus converter circuits is a self-contained assembly adapted to be installed as a unit.

63. The apparatus of claim 1, wherein the first winding and the second winding are connected together at a node and the second terminal is connected to receive power from the node.

64. The apparatus of claim 63, wherein the first winding and the second winding comprise an equal number of turns and the bus converter circuit is further capable of converting power in either the first direction or the second direction.

65. The apparatus of claim 64, wherein the transformer further comprises a third winding, and the first and second series circuits each include at least two windings.

66. The apparatus of claim 1, wherein the first winding and second winding are connected together at a node and the common terminal is connected to the node.

67. The apparatus of claim 66, wherein the first winding and the second winding comprise an equal number of turns, and the bus converter circuit is further capable of converting power in either the first direction or a second opposite direction.

68. A method, comprising: providing a bus converter circuit having a first terminal, a second terminal, and a common terminal and being configured to convert power in a direction, the direction being one of the following: (a) a first direction in which the first terminal and common terminal form an input for receiving input power at a first voltage, V_1 , and the second terminal and the common terminal form an output for delivering output power at a second voltage, V_2 , or (b) a second direction in which the second terminal and the common terminal form an input for receiving input power at the second voltage, V_2 , and the first terminal and the common terminal form an output for delivering output power at the first voltage, V_1 ; galvanically connecting the input and the output; wherein over a range of input voltages the bus converter circuit uses an essentially fixed voltage transformation ratio, K , equal to the second voltage, V_2 divided by the first voltage, V_1 , ($K=V_2/V_1$), to convert power in the direction, such that output power delivered in the first direction is at the second voltage, $V_2=K \times V_1$, and output power delivered in the second direction is at the first voltage, $V_1=V_2/K$; wherein the first voltage, V_1 , is greater than the second voltage, V_2 ; wherein the bus converter circuit includes (i) a transformer having a first winding and a second winding, (ii) a plurality of switches, and (iii) a controller; operating, by the controller, the plurality of switches in a series of converter operating cycles including a first and a second power transfer interval, the first and second power transfer intervals having essentially equal durations, and wherein during the first power transfer interval a first set of the plurality of switches is ON and power is converted in the direction, and during the second power transfer interval a second set of the plurality of switches is ON and power is converted in the direction; forming, by the bus converter circuit, during the first power transfer interval a first series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first or second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the first set, and at least one capacitor, and conducting, by the bus converter circuit, current in the direction between the first terminal and the second terminal; forming, by the bus converter circuit, during the second power transfer interval a second series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first and second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the second set, and at least one capacitor, and conducting, by the bus converter circuit, current in the direction between the first terminal and the second terminal; before the first power transfer interval, reducing, by the bus converter circuit, a voltage across a first ZVS switch prior to turning the first ZVS switch ON, such that the voltage across the first ZVS switch is reduced when the first ZVS switch is turned ON, the first ZVS switch being at least one of the plurality of switches in the first set; and reducing, by the bus converter circuit, a voltage across a second ZVS switch prior to turning the second ZVS switch ON, such that the voltage across the second ZVS switch is reduced when the second ZVS switch is turned ON, the second ZVS switch being at least one of the plurality of switches in the second set.

69. The method of claim 68, further comprising providing inrush current control at least during start-up of the bus converter circuit.

70. The method of claim 68, further comprising providing the bus converter circuit as a self-contained assembly.

71. The method of claim 68, wherein forming the first and second series circuits includes at least two of the first and second terminals.

72. The method of claim 71, wherein the bus converter circuit is capable of converting power in either of the first direction or the second direction and the direction is a function of conditions external to the bus converter circuit.

73. The method of claim 71, wherein at least one winding of the first series circuit is the same as at least one winding of the second series circuit; and the at least one winding of the first series circuit is connected to carry current in one direction and the at least one winding of the second series circuit is connected to carry current in another direction opposite to the one direction.

74. The method of claim 71, wherein at least one winding of the first series circuit is different than at least one winding of the second series circuit.

75. The method of claim 74, comprising connecting the first, second, and third windings in the first series circuit to carry current in one direction and in the second series circuit to carry current in another direction opposite to the one direction.

76. The method of claim 71, wherein the voltage across the first ZVS switch is reduced to nearly zero before the first ZVS switch is turned ON and the voltage across the second ZVS switch is reduced to nearly zero before the second ZVS switch is turned ON.

77. The method of claim 68, wherein the first series circuit and the second series circuit each comprises at least two windings of the transformer.

78. The method of claim 77, comprising: connecting the first winding and the second winding in the first series circuit to carry current in the one direction; and connecting the first winding and the second winding in the second series circuit to carry current in the another direction.

79. The method of claim 77, comprising connecting the first and second windings in a first order in the first series circuit and in a second different order in the second series circuit.

80. The method of claim 77, wherein the first and second series circuits include the first and second terminals.

81. The method of claim 80, wherein the transformer comprises a third winding and the first and second series circuits each further comprises the third winding.

82. The apparatus of claim 68, wherein the first and second series circuits form a first and a second series resonant circuit, each having a characteristic resonant period; and the essentially equal duration of the first and second power transfer intervals is less than each characteristic resonant period.

83. The method of claim 68, wherein the voltage across the first ZVS switch is reduced to nearly zero before the first ZVS switch is turned ON and the voltage across the second ZVS switch is reduced to nearly zero before the second ZVS switch is turned ON.

84. The method of claim 68, further comprising: providing an input power bus connected to supply power to the input of the bus converter circuit; providing a power distribution bus connected to receive power at a relatively high safe voltage, preferably approximately 48 Volts, from the output of the bus converter circuit; providing a plurality of regulators, each having an input connected to receive power from the power distribution bus and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the plurality of regulators.

85. A method of powering a computer processor, the method comprising: using an input bus to distribute input power at a first voltage, V_1 ; using one or more non-isolated bus converters to convert power received from the input bus for delivery to an output at a second voltage, V_2 ; using one or more output power busses to distribute power from the one or more bus converters at the second voltage, V_2 , to one or more loads; using a plurality of regulators to regulate power received from the output power busses for delivery via a regulator output to the one or more loads; and wherein one or more of the loads comprise a computer processor; wherein the one or more non-isolated bus converters have a first terminal, a second terminal, and a common terminal, and the first terminal and common terminal form an input connected to receive power from the input bus at the first voltage, V_1 , and the second terminal and the common terminal form an output for delivering output power at the second voltage, V_2 , to the one or more power busses; wherein the input is galvanically connected to the output; using an essentially fixed voltage transformation ratio, K , equal to the second voltage, V_2 divided by the first voltage, V_1 , ($K=V_2/V_1$), to convert power in the one or more bus converters from the input for delivery to the

output at the second voltage, $V_2 = K \times V_1$, over a range of input voltages; wherein the first voltage, V_1 , is greater than the second voltage, V_2 ; wherein the one or more non-isolated bus converters include (i) a transformer having a first winding and a second winding, (ii) a plurality of switches, and (iii) a controller; using the controller to operate the plurality of switches in a series of converter operating cycles including a first and a second power transfer interval, the first and second power transfer intervals having essentially equal durations, and wherein during the first power transfer interval a first set of the plurality of switches is ON and power is converted from the input to the output, and during the second power transfer interval a second set of the plurality of switches is ON and power is converted from the input to the output; wherein the one or more non-isolated bus converters are configured, during the first power transfer interval to (a) form a first series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first or second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the first set, and at least one capacitor, and (b) convert current flowing through the first terminal into current flowing through the second terminal in inverse proportion to the essentially fixed voltage transformation ratio, K ; wherein the one or more non-isolated bus converters are configured during the second power transfer interval to (a) form a second series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first and second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the second set, and at least one capacitor, and (b) convert current flowing through the first terminal into current flowing through the second terminal in inverse proportion to the essentially fixed voltage transformation ratio, K ; wherein the one or more non-isolated bus converters are configured before the first power transfer interval, to reduce a voltage across a first ZVS switch prior to turning the first ZVS switch ON, such that the voltage across the first ZVS switch is reduced when the first ZVS switch is turned ON, the first ZVS switch being at least one of the plurality of switches in the first set; and wherein the one or more non-isolated bus converters are configured before the second power transfer interval, to reduce a voltage across a second ZVS switch prior to turning the second ZVS switch ON, such that the voltage across the second ZVS switch is reduced when the second ZVS switch is turned ON, the second ZVS switch being at least one of the plurality of switches in the second set.

86. The method of claim 85, further comprising converting power from an AC utility line for delivery at a DC voltage, the converting providing voltage step down and galvanic isolation to provide a relatively high safe voltage, preferably approximately 48 Volts and wherein the first voltage, V_1 , is approximately 48 Volts.

87. The method of claim 85, wherein the first winding and the second winding are connected together at a node and further comprising delivering power via the node to the second terminal.

88. The method of claim 87, wherein the first winding comprises a first number of turns and the second winding comprise a second number of turns, and the first number and second number are equal.

89. A computer apparatus comprising: a power distribution system including an input bus for receiving power at a relatively high safe voltage, preferably approximately 48 Volts; one or more bus converter circuits connected to receive power from the input bus; one or more power busses connected to receive power from the one or more bus converter circuits; a plurality of regulators, each having an input connected to receive power from the one or more power busses and an output for delivering a regulated output; and one or more semiconductor processors connected to receive power from one or more of the regulators; wherein at least one of the one or more bus converter circuits has a first terminal, a second terminal, and a common terminal and is configured to convert power in a first direction in which the first terminal and common terminal form an input for receiving input power at a first voltage, V_1 , and the second terminal and the common terminal form an output for delivering output power at a second voltage, V_2 ; wherein the input and output are galvanically connected; wherein over a range of input voltages the at least one of the one or more bus converter circuits uses an essentially fixed voltage transformation ratio, K , equal to the second voltage, V_2 divided by the first voltage, V_1 , ($K = V_2/V_1$), to convert power in the first direction, such that output power delivered is at the second voltage, $V_2 = K \times V_1$; wherein the first voltage, V_1 , is greater than the second voltage, V_2 ; wherein the at least one of the one or more bus converter circuits includes (i) a transformer having a first winding and a second winding, (ii) a plurality of switches, and (iii) a controller configured to operate the plurality of switches in a series of converter operating cycles; wherein each converter operating cycle includes a first and a second power transfer interval, the first and second power transfer intervals having essentially equal durations, and wherein during the first power transfer interval a first set of the plurality of switches is ON and power is converted in the first direction, and during the second power transfer interval a second set of the plurality of switches is ON and power is converted in the first direction; wherein the at least one of the one or more bus converter circuits is configured during the first power transfer interval to (a) form a first series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first or second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the first set, and at least one capacitor, and (b) convert in the first direction current flowing through the first terminal into current flowing through the second terminal in inverse proportion to the essentially fixed voltage transformation ratio, K ; wherein the at least one of the one or more bus converter circuits is configured during the second power transfer interval to (a) form a second series circuit in which at least the following elements are all connected in series without regard to order: at least one of the first or second terminals, at least one of the first or second windings of the transformer, at least one of the plurality of switches in the second set, and at least one capacitor, and (b) convert in the first direction current flowing through the first terminal into current flowing through the second terminal in inverse proportion to the essentially fixed voltage transformation ratio, K ; wherein the at least one of the one or more bus converter circuits is configured to, before the first power transfer interval, reduce a voltage across a first ZVS switch prior to turning the first ZVS switch ON, such that the voltage across the first ZVS switch is reduced when the first ZVS switch is turned ON, the first ZVS switch being at least one of the plurality of switches in the first set; and wherein the at least one of the one or more bus converter circuits is configured to, before the second power transfer interval, reduce a voltage across a second ZVS switch prior to turning the second ZVS switch ON, such that the voltage across the second ZVS switch is reduced when the second ZVS switch is turned ON, the second ZVS switch being at least one of the plurality of switches in the second set.

90. The apparatus of claim 89, wherein the first series circuit comprises one or more of the following: (a) at least one component that is not in the second series circuit, (b) at least one component that is in the second series circuit but is connected in an order that is different from in the second series circuit, or (c) at least one component that is in the second series circuit but is connected to carry a current that flows in a direction that is opposite from a current that the component carries in the second series circuit.

91. The apparatus of claim 90, wherein the first winding and the second winding are connected together at a node and the common terminal is connected to the node.

92. The apparatus of claim 91, wherein the first winding and the second winding comprise an equal number of turns and the at least one of the one or more bus converter circuits is further capable of converting power in either the first direction or a second opposite direction.

93. The apparatus of claim 92, wherein the transformer further comprises a third winding, and the first and second series circuits each include at least two windings.

94. The apparatus of claim 1, wherein the first winding and second winding are connected together at a node and the second terminal is connected to receive power from the node.

95. The apparatus of claim 93, wherein the first winding and the second winding comprise an equal number of turns, and the at least one of the one or more bus converter circuits is further capable of converting power in either the first direction or a second opposite direction.