US Patent & Trademark Office Patent Public Search | Text View

United States Patent Application Publication Kind Code Publication Date Inventor(s) 20250264525 A1 August 21, 2025 Kabbani; Samer et al.

WAFER SCALE ACTIVE THERMAL INTERPOSER FOR DEVICE TESTING

Abstract

A system for testing circuits of an integrated circuit semiconductor wafer includes a test stack for use in testing circuits of an integrated circuit component includes a top surface configured to receive the component in proximity thereto, a plurality of independently controllable thermal zones including a plurality of independently controllable heating zones and a plurality of independently controllable cooling zones configured to maintain or change temperatures on the top surface, and a power input configured to receive electrical power and wherein the electrical power is configured to be selectively applied to one or more of the plurality of independently controllable heating zones.

Inventors: Kabbani; Samer (San Jose, CA), Ferrari; Paul (San Jose, CA), Hiroki; Ikeda

(San Jose, CA), Toshiyuki; Kiyokawa (San Jose, CA), Cruzan; Gregory (San

Jose, CA), Ranganathan; Karthik (San Jose, CA)

Applicant: Advantest Test Solutions, Inc. (San Jose, CA)

Family ID: 1000008578112

Appl. No.: 19/201163

Filed: May 07, 2025

Related U.S. Application Data

parent US continuation 18999948 20241223 PENDING child US 19201163 parent US continuation 17528002 20211116 parent-grant-document US 12320841 child US 18999948

us-provisional-application US 63115813 20201119

Publication Classification

Int. Cl.: G01R31/28 (20060101); G01R31/3185 (20060101); H01L23/473 (20060101)

U.S. Cl.:

CPC **G01R31/2887** (20130101); **G01R31/318511** (20130101); **H01L23/473** (20130101);

F28F2260/02 (20130101)

Background/Summary

RELATED APPLICATION(S) [0001] This Application is a Continuation of co-pending, commonly owned U.S. application Ser. No. 18/999,948 (Attorney Docket AATS-0107-07C01US), filed Dec. 23, 2024, entitled "Wafer Scale Active Thermal Interposer for Device Testing" to Kabbani et al., which in turn was a Continuation of U.S. application Ser. No. 17/528,002 (Attorney Docket AATS-0107-01U00US), filed Nov. 16, 2021, entitled "Wafer Scale Active Thermal Interposer for Device Testing" to Kabbani et al., which in turn claims priority to U.S. Provisional Application No. 63/115,813 (Attorney Docket AATS-0107-00.00US), filed Nov. 19, 2020, entitled "Wafer Scale Active Thermal Interposer." This application is related to U.S. Pat. No. 9,291,667 entitled "Adaptive Thermal Control," and is also related to U.S. Pat. No. 11,674,999 (Attorney Docket AATS-0107-02C01US), entitled "Wafer Scale Active Thermal Interposer for Device Testing" to Kabbani et al. All such Applications and/or Patents are hereby incorporated herein by reference in their entirety.

FIELD OF INVENTION

[0002] Embodiments of the present invention relate to the field of integrated circuit manufacturing and test. More specifically, embodiments of the present invention relate to systems and methods for testing integrated circuit devices in wafer embodiments.

BACKGROUND

[0003] It is common to subject integrated circuits, either packaged or unpackaged, to environmental testing as an operation in a manufacturing processes. Typically in such testing, the integrated circuit devices are subject to electrical testing, e.g., "test patterns," to confirm functionality while being subjected to environmental stress. For example, an integrated circuit is heated and/or cooled to its specification limits while being electrically tested. In some cases, e.g., for qualification testing, an integrated circuit may be stressed beyond its specifications, for example, to determine failure points and/or establish "guard band" on its environmental specifications.

[0004] Traditionally, such testing has included placing one or more integrated circuits and their associated test interface(s) and support hardware into an environmental chamber. The environmental chamber would heat and/or cool the integrated circuit(s) under test, known as or referred to as a device under test, or "DUT," as well as the test interface and support hardware, to the desired test temperature. Unfortunately, use of such test chambers has numerous drawbacks. For example, the limits and/or accuracy of such testing may be degraded due to environmental limits of the test interface circuits and/or devices. In addition, due to the large volumes of air and mass of mounting structures and interface devices required within an environmental test chamber, the environment inside such a test chamber may not be changed rapidly, limiting a rate of testing. Further, placing and removing DUTs and testing apparatus into and out of such test chambers further limits rates of testing, and requires complex and expensive mechanisms to perform such insertions and removals.

[0005] Recently, environmental test systems have be created that heat and/or cool a DUT directly, without placing the DUT and test apparatus into an environmental chamber. Such "chamber-less"

test systems overcome many of the limitations of chamber-based testing. Unfortunately, chamber-less test systems introduce testing difficulties, particularly related to cooling integrated circuits under test.

[0006] Cooling of integrated circuits under test is typically performed by thermally coupling a cooling structure, e.g., metal, to the device under test. A cooling fluid, e.g., comprising glycol, is circulated through a portion of the cooling structure. To adjust the temperature of the cooling structure, the temperature of the cooling fluid may be adjusted. The flow of the cooling fluid may also be adjusted, e.g., increased, reduced, started, and/or stopped.

[0007] It is desirable to perform environmental testing at a wafer level, for example, comprising tens to potentially thousands of dice, beneficially increasing manufacturing throughput. In addition, testing at a wafer level may identify defective or sub-standard die at the wafer level, avoiding the expense of additional manufacturing and test operations for such devices.

[0008] Unfortunately, precise heating and/or cooling of an individual die within a wafer is not available under the conventional art, rendering wafer-level testing under environmental conditions unavailable.

SUMMARY OF THE INVENTION

[0009] Therefore, what is needed are systems and methods for wafer scale active thermal interposer devices. What is additionally needed are systems and methods for wafer scale active thermal interposer devices operable to control different portions of a wafer to different temperatures. There is a further need for systems and methods for wafer scale active thermal interposer devices that are compatible and complementary with existing systems and methods of testing integrated circuits. [0010] In accordance with embodiments of the present invention, a test stack for use in testing circuits of an integrated circuit component includes a top surface configured to receive the component in proximity thereto, a plurality of independently controllable thermal zones including a plurality of independently controllable heating zones and a plurality of independently controllable cooling zones configured to maintain or change temperatures on the top surface, and a power input configured to receive electrical power and wherein the electrical power is configured to be selectively applied to one or more of the plurality of independently controllable heating zones. [0011] Embodiments include the above and wherein the electrical power is supplied by a power supply device coupled to the power input and wherein the power supply device selectively applies the electrical power using pulse width modulation (PWM).

[0012] Embodiments include the above and wherein temperatures maintained or changed on the top surface are operable to cause maintaining or changing of temperatures of the component disposed in proximity to the top surface.

[0013] Embodiments include the above and wherein the component is a semiconductor wafer including a plurality of discrete dice and wherein further the plurality of discrete dice includes at least one integrated circuit die device under test (DUT).

[0014] Embodiments include the above and further include a wafer probe and wherein the wafer probe is configured to electrically couple to a device under test (DUT) of the component during testing thereof.

[0015] Embodiments include the above and further include a wafer thermal interposer (TI) including a first conductive layer including the plurality of independently controllable heating zones, wherein the plurality of independently controllable heating zones include one or more resistive traces configured as heat producing elements, and a second conductive layer configured as an electromagnetic interference (EMI) shield layer, wherein the shield layer is located closer to the top surface than the first conductive layer and is electrically coupled to ground.

[0016] Embodiments include the above and wherein the first conductive layer of the wafer TI further includes a plurality of heat sensing elements.

[0017] Embodiments include the above and wherein the wafer TI is formed from two or more substrates.

[0018] Embodiments include the above and further include a wafer thermal interposer (TI) having a top surface configured to be disposed adjacent to the semiconductor wafer and configured to be electrically coupled to ground.

[0019] Embodiments include the above and wherein the component is a wafer device under test (DUT) and further include a wafer probe configured to probe circuits of the wafer DUT by probing a first surface of the wafer DUT, a wafer thermal interposer (TI) configured to be disposed in proximity to a second surface of the wafer DUT and further configured to selectively heat areas of the wafer DUT during testing thereof, the wafer TI including the plurality of independently controllable heating zones, a cold plate configured to be disposed in proximity to the wafer TI and configured to selectively cool the wafer DUT, and a thermal controller configured to control selective heating of the wafer TI and configured to control selective cooling of the cold plate. [0020] Embodiments include the above and wherein the cold plate and the wafer TI, in combination, under control of the thermal controller, implement the plurality of independently controllable cooling zones.

[0021] Embodiments include the above and wherein the plurality of independently controllable heating zones includes a plurality of resistive traces configured to emit heat responsive to application of the electrical power thereto.

[0022] Embodiments include the above and wherein the thermal controller is configured to control electrical power selectively supplied to one or more of the plurality of independently controllable thermal zones to individually control heat produced therefrom.

[0023] Embodiments include the above and wherein the wafer TI further includes a plurality of temperature measurement devices configured to measure temperatures of the areas of the wafer DUT.

[0024] Embodiments include the above and wherein the wafer TI further includes a shield layer disposed to protect the wafer DUT from electromagnetic interference from the plurality of resistive traces and wherein the shield layer is configured to be grounded.

[0025] Embodiments include the above and further including a first thermal interface material (TIM) layer disposed between the cold plate and the wafer TI, and a second TIM layer disposed between the wafer TI and the wafer DUT.

[0026] Embodiments include the above and wherein the thermal controller is configured to alter a flow rate of coolant fluid to the cold plate.

[0027] Embodiments include the above and wherein the thermal controller is configured to alter a temperature of coolant fluid flowing to the cold plate.

[0028] Embodiments include the above and wherein the thermal controller is configured to alter and maintain temperature of a respective thermal zone of the plurality of independently controllable thermal zones by adjusting power supplied to the respective thermal zone and also by adjusting coolant fluid flow to the cold plate, or both.

[0029] In accordance with a method embodiment of the present invention, a method of testing an integrated circuit component includes testing the component by applying signals thereto and comparing results therefrom, and regulating temperatures of the component during the testing, the regulating temperatures using a test stack. The test stack includes a top surface configured to receive the component in proximity thereto, a plurality of independently controllable thermal zones including a plurality of independently controllable heating zones and a plurality of independently controllable cooling zones configured to maintain or change temperatures on the top surface, and a power input configured to receive electrical power and wherein the electrical power is configured to be selectively applied to one or more of the plurality of independently controllable heating zones.

[0030] Embodiments include the above and wherein the regulating temperatures includes supplying the electrical power using a power supply device coupled to the power input and wherein further the supplying electrical power includes selectively applying the electrical power using pulse width

modulation (PWM).

[0031] Embodiments include the above and wherein the component is a semiconductor wafer and wherein the semiconductor wafer includes a plurality of discrete dice.

[0032] Embodiments include the above and wherein the test stack further includes a wafer probe and wherein the testing includes probing the component using the wafer probe.

[0033] Embodiments include the above and wherein the test stack further includes a wafer thermal interposer (TI) including a first conductive layer including the plurality of independently controllable heating zones, wherein the plurality of independently controllable heating zones include one or more resistive traces configured as heat producing elements, and a second conductive layer configured as an electromagnetic interference (EMI) shield layer, wherein the shield layer is disposed to shield the top surface from EMI from the first conductive layer and is further electrically coupled to ground.

[0034] Embodiments include the above and wherein the first conductive layer of the wafer TI further includes a plurality of temperature measuring devices.

[0035] Embodiments include the above and wherein the test stack further includes a wafer thermal interposer (TI) having a top surface configured to be electrically coupled to ground and wherein the regulating temperatures further includes disposing the semiconductor wafer in proximity to the top surface.

[0036] Embodiments include the above and wherein the test stack further includes a wafer probe configured to probe circuits of the component by probing a first surface thereof, a wafer thermal interposer (TI) configured to be disposed in proximity to a second surface of the component and further configured to selectively heat areas of the component during the testing, the wafer TI including the plurality of independently controllable heating zones, a cold plate configured to be disposed in proximity to the wafer TI and configured to selectively cool the component, and a thermal controller configured to control selective heating of the wafer TI and configured to control selective cooling of the cold plate.

[0037] Embodiments include the above and wherein the regulating temperatures includes using the thermal controller to control electrical power selectively supplied to one or more of the plurality of independently controllable thermal zones to individually control heat produced therefrom and wherein further the plurality of independently controllable heating zones includes a plurality of resistive traces configured to emit heat responsive to the supplying the electrical power.

[0038] Embodiments include the above and wherein the test stack further includes a first thermal interface material (TIM) layer disposed between the cold plate and the wafer TI, and a second TIM layer disposed between the wafer TI and the component.

[0039] Embodiments include the above and wherein the regulating temperatures includes altering and maintaining temperatures of a respective thermal zone of the plurality of independently controllable thermal zones using the thermal controller adjusting power supplied to the respective thermal zone and also adjusting coolant fluid flow to the cold plate, or both.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0040] The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. Unless otherwise noted, the drawings may not be drawn to scale.

[0041] FIG. **1** illustrates an exemplary block diagram of elements of an automated test system environment that may serve as a platform for embodiments in accordance with the present invention.

[0042] FIG. **2** illustrates an exemplary block diagram cross sectional view of a novel wafer scale active thermal interposer device, in accordance with embodiments of the present invention. [0043] FIG. **3** illustrates an exemplary block diagram of elements of an automated test system environment including a wafer scale active thermal interposer device, in accordance with embodiments of with the present invention.

[0044] FIG. **4** illustrates an exemplary plan view of an exemplary layout of controllable regions of a wafer scale active thermal interposer device and an associated exemplary wafer, in accordance with embodiments of the present invention.

[0045] FIG. **5** illustrates an exemplary plan view layout of controllable regions of a wafer scale active thermal interposer device and an associated wafer, in accordance with embodiments of the present invention.

[0046] FIG. **6** illustrates an exemplary plan view layout of controllable regions of a wafer scale active thermal interposer device and an associated wafer, in accordance with embodiments of the present invention.

[0047] FIG. 7A illustrates an exemplary computer controller process for testing circuits of an integrated circuit semiconductor wafer comprising multiple integrated circuit dice using a wafer scale active thermal interposer device, in accordance with embodiments of the present invention. [0048] FIG. 7B illustrates an exemplary computer controlled method for testing circuits of an integrated circuit semiconductor wafer using a wafer scale active thermal interposer device, in accordance with embodiments of the present invention.

[0049] FIG. **8** illustrates a block diagram of an exemplary electronic system, which may be used as a platform to implement and/or as a control system for embodiments of the present invention. DETAILED DESCRIPTION

[0050] Reference will now be made in detail to various embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it is understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the invention, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be recognized by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the invention.

[0051] Some portions of the detailed descriptions which follow (e.g., process **700**) are presented in terms of procedures, steps, logic blocks, processing, and other symbolic representations of operations on data bits that may be performed on computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, data, or the like.

[0052] It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as "testing" or

"heating" or "maintaining temperature" or "bringing" or "capturing" or "storing" or "reading" or "analyzing" or "generating" or "resolving" or "accepting" or "selecting" or "determining" or "displaying" or "presenting" or "computing" or "sending" or "receiving" or "reducing" or "detecting" or "setting" or "accessing" or "placing" or "testing" or "forming" or "mounting" or "removing" or "ceasing" or "stopping" or "coating" or "processing" or "performing" or "generating" or "adjusting" or "creating" or "executing" or "continuing" or "indexing" or "translating" or "calculating" or "measuring" or "gathering" or "running" or the like, refer to the action and processes of, or under the control of, a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

[0053] The meaning of "non-transitory computer-readable medium" should be construed to exclude only those types of transitory computer-readable media which were found to fall outside the scope of patentable subject matter under 35 U.S.C. § 101 in In re Nuijten, 500 F.3d 1346, 1356-57 (Fed. Cir. 1007). The use of this term is to be understood to remove only propagating transitory signals per se from the claim scope and does not relinquish rights to all standard computer-readable media that are not only propagating transitory signals per se.

Wafer Scale Active Thermal Interposer for Device Testing

[0054] FIG. 1 illustrates an exemplary block diagram of elements of an automated test system environment 100, which utilizes a wafer scale active thermal interposer device, that may serve as a platform for embodiments in accordance with the present invention. Test system 100 receives and tests a semiconductor wafer 120, for example comprising a plurality of integrated circuit devices or dice. A wafer probe card 110 is coupled to wafer 120, e.g., utilizing test pads formed on the wafer 120, to send and receive test signals and power to integrated circuit devices embodied within or on wafer 120. Wafer probe card 110 is typically electronically coupled to, and tests, a single die of wafer 120 at a time, although that is not required.

[0055] In accordance with embodiments of the present invention, a novel wafer scale active thermal interposer device **130** is coupled to the backside of wafer **120**. Wafer scale active thermal interposer device **130** may be customized for a specific design of wafer **120**, in some embodiments. In some embodiments, there may be a thermal interface material (not shown, see FIG. **3**) disposed between wafer scale active thermal interposer device **130** and wafer **120**. Such a thermal interface material, if present, is designed to improve thermal coupling between wafer scale active thermal interposer device **130** and wafer **120**.

[0056] In some embodiments, wafer scale active thermal interposer device **130** may comprise a base layer of aluminum nitride (AlN) with tungsten and/or molybdenum traces. A high temperature co-fired ceramic (HTCC) process may be utilized. Such embodiments may be suitable for testing comparatively higher power devices. In some embodiments, a low temperature co-fired ceramic (LTCC) process, e.g., comprising aluminum oxide (Al.sub.20.sub.3) may be utilized. Such embodiments may be suitable for testing comparatively lower power devices.

[0057] Wafer scale active thermal interposer device **130** is further coupled to a cold plate **140**. In some embodiments, there may be a thermal interface material (not shown) disposed between wafer scale active thermal interposer device **130** and cold plate **140**. Such a thermal interface material, if present, is designed to improve thermal coupling between wafer scale active thermal interposer device **130** and cold plate **140**.

[0058] In an embodiment, a cooling fluid, e.g., comprising glycol, although other fluids, including air, may be used, is generally circulated through cold plate **140**. To adjust the temperature of the cold plate **140**, the temperature of the cooling fluid may be adjusted, in some embodiments. In some embodiments, as illustrated in FIG. **1**, the flow rate of the cooling fluid may also be adjusted, e.g., increased, reduced, started, and/or stopped. For example, a speed of a pump and/or fan may be

adjusted. In an embodiment, chiller **160** cools the cooling fluid, e.g., to –60 degrees C. The cooling fluid flows through **161** to valve **150**. Valve **150**, under the control of thermal controller **180**, regulates the flow **151** of cooling fluid to cold plate **140**. After cycling through cold plate **140**, the cooling fluid is returned **141** to the chiller **160**. In this manner, thermal controller **180** may cool wafer **120** during testing via cooling action from chiller **160** and the cold plate **140**. [0059] In accordance with embodiments of the present invention, thermal controller **180** may implement some or all of the control processes described in U.S. Pat. No. 9,291,667 entitled "Adaptive Thermal Control," incorporated herein by reference in its entirety. [0060] In some embodiments, cold plate **140** may comprise an evaporator and/or phase change cooling system. In such embodiments, chiller **160** may comprise a compressor and/or radiator, for example.

[0061] Wafer scale active thermal interposer device **130** functions to apply heat energy to one or more temperature regions of wafer **120**. There temperature regions may correspond, in location and shape, with the dice on the wafer **120**. To accomplish such heating, wafer scale active thermal interposer device **130** comprises one or more heating elements, as further described below. The heating elements of wafer scale active thermal interposer device **130** correspond to the temperature regions of wafer **120**. In some embodiments, the heating elements comprise resistive traces on a ceramic substrate. In some embodiments, the heating elements may be Peltier devices, capable of cooling as well. However, any suitable heating and/or cooling technology is well suited to embodiments in accordance with the present invention. Wafer scale active thermal interposer device **130** also functions to couple heat energy from wafer **120** to cold plate **140** for cooling. [0062] Wafer scale active thermal interposer device **130** further comprises a plurality of temperature measurement devices, e.g., thermocouples. The plurality of temperature measurement devices are configured to measure temperatures of regions of wafer **120**. The plurality of temperature measurement devices may be located within or in close proximity to the heating elements of wafer scale active thermal interposer device **130**. In some embodiments, wafer scale active thermal interposer device **130** may comprise temperature measurement devices characterized as not within or in close proximity to the heating elements of wafer scale active thermal interposer device **130**. Each of the plurality of temperature measurement devices sends a temperature signal **131** to thermal controller **180**. Wafer probe card **110**, wafer **120**, wafer scale active thermal interposer device **130**, and cold plate **140** may be collectively known as or referred to as a test stack or test head when coupled together as illustrated in FIG. 1.

[0063] Test system 100 further comprises a thermal controller 180. Thermal controller 180 is an intelligent device and sends control signals 182 to power supply 170 to supply electrical power 171 to one or more heating elements of wafer scale active thermal interposer device 130. Each heating element of wafer scale active thermal interposer device 130 may be individually controlled. Accordingly, there are typically more power signals 171 than illustrated. There may be more than one power supply, in some embodiments. Based on temperature feedback 131 from one or more of the plurality of temperature measurement devices, thermal controller 180 may control power supply 170 to change the power supplied to a heating element. Power supply 170 may change a voltage level and/or pulse width modulate a voltage supplied to a heating element to control heating of the heating element, in some embodiments. Thermal controller 180 also controls the amount of heat energy extracted 141 from cold plate 140. For example, thermal controller 180 controls the temperature of cold plate 140. Thermal controller 180 controls valve 150 based on temperature feedback 131.

[0064] It is to be appreciated that cold plate **140** extracts heat, through wafer scale active thermal interposer device **130**, from substantially all of wafer **120**. In addition, cold plate **140** typically has a large thermal mass, and does not change temperature quickly. Accordingly, heating elements of wafer scale active thermal interposer device **130** may often be required to overcome the cooling effect of cold plate **140**. In some embodiments, different regions of a wafer **120** may be heated

and/or cooled to different temperatures based on the selective heating capability of the heaters of the wafer scale active thermal interposer device **10** and the cooling function of cold plate **140**. For example, one region of wafer **120** may be heated to 100 degrees C., e.g., via a heater element within wafer scale active thermal interposer device **130**, while another region of wafer **120** may be allowed to cool toward the temperature of cold plate **140** with no heat applied to such region by wafer scale active thermal interposer device **130**. Such differential heating and/or cooling of different regions of wafer **120** may produce a thermal gradient across or between regions of wafer **120**, in some embodiments.

[0065] FIG. 2 illustrates an exemplary block diagram cross sectional view of a novel wafer scale active thermal interposer device 200, in accordance with embodiments of the present invention. Wafer scale active thermal interposer device 200 comprises a heating element layer 250. Heating element layer 250 comprises a plurality of discrete and separately controllable heating elements configured to apply heat energy to a wafer (not shown). The heating elements may comprise resistive traces or other suitable types of heaters. The plurality of heating elements are coupled to a plurality of electrical signals 255, for providing controlled power to the heating elements such that the elements are separately controllable. Heating element layer 250 may include low resistance traces, e.g., from electrical signals 255 to the actual heating elements, in some embodiments. Heating element layer 250 also comprises a plurality of temperature measurement devices, e.g., thermocouples, (not shown), which are coupled to control elements via temperature a plurality of sense signals 252.

[0066] In accordance with embodiments of the present invention, wafer scale active thermal interposer device 200 may comprise a novel electromagnetic interference (EMI) shield layer 220 to address signal interference caused by the heater elements. Each of the plurality of heating elements in layer **250** may utilize currents of many tens of amperes. In embodiments of the present invention that utilize switching such currents to control temperature, e.g., pulse width modulation, such switching may induce unwanted electromagnetic noise signals that are deleterious to the operation and/or test of integrated circuits on a wafer, e.g., wafer 120 of FIG. 1, coupled to the wafer scale active thermal interposer device **200**. In some embodiments, EMI shield layer **220** comprises a solid layer of conductor, e.g., conductive traces similar to those utilized in heating element layer 250. In some embodiments, EMI shield layer 220 comprises a grid of conductive elements. The grid may be sized to attenuate desired wavelength(s) of electromagnetic interference. EMI shield layer 220 may have an electrical connection 225, e.g., to ground, in some embodiments. [0067] Wafer scale active thermal interposer device **200** comprises a top thermal layer **240**. Thermal layer **240** functions to couple heat energy from heating element layer **250** to a wafer under test and vice versa. Thermal layer **240** is non conductive, in some embodiments. Thermal layer **240** should have a high degree of co-planarity in order to facilitate good thermal conduction to a wafer and to promote good vacuum hold down of the wafer, in some embodiments. [0068] Wafer scale active thermal interposer device **200** is compatible and complementary with conventional elements of wafer scale test equipment. Accordingly, in some embodiments, wafer scale active thermal interposer device **200** may comprise one or more wafer vacuum line passthrough ports **215**. Wafer vacuum line passthrough ports **215** couple to one or more conventional vacuum lines, as is typically used to hold down a wafer in place during testing. For example, wafer vacuum line passthrough port **215** mates with a vacuum port of a conventional cold plate, e.g., cold plate **140** of FIG. **1**. There may be a plurality of wafer vacuum line passthrough ports **215** in an instance of wafer scale active thermal interposer device **200**, for example three arranged in an equilateral triangle, in some embodiments. A wafer vacuum line passthrough port **215** typically extends through wafer scale active thermal interposer device **200**. [0069] In some embodiments, wafer scale active thermal interposer device **200** may comprise one or more wafer blowoff line passthrough ports **221**. Wafer blowoff line passthrough port **221**. couples to a conventional wafer blowoff line, as is typically used to break a vacuum seal of a wafer, prior to removing the wafer from the test system. For example, wafer blowoff line passthrough port **221** mates with a wafer blowoff line port of a conventional cold plate, e.g., cold plate **140** of FIG.

1. There may be a plurality of wafer blowoff line passthrough ports 221 in an instance of wafer scale active thermal interposer device 200, for example three arranged in an equilateral triangle, in some embodiments. A wafer blowoff line passthrough port 221 typically extends through wafer scale active thermal interposer device 200.

[0070] Wafer scale active thermal interposer device **200** may also comprise a wafer pin lift port **230**, in some embodiments. Wafer pin lift port **230** may be aligned with a similar port or channel in a cold plate, e.g., cold plate **140** of FIG. **1**. Wafer pin lift port **230** enables a wafer lift pin **235** to raise a wafer above the top of the wafer scale active thermal interposer device **200**. For example, wafer handling equipment typically needs a gap under a wafer in order to lift the wafer and move the wafer to another station in a wafer manufacturing and test process. The wafer lift pin **235** typically extends from or through a cold plate, e.g., cold plate **140** of FIG. **1**, and/or from a chuck mechanism (not shown). In accordance with some embodiments of the present invention, the wafer lift pin **235** may be lengthened, in contrast to a conventional lift pin, to account for the thickness of wafer scale active thermal interposer device **200**. There may be a plurality of wafer pin lift ports **230** in an instance of wafer scale active thermal interposer device **200**, for example three arranged in an equilateral triangle, in some embodiments. A wafer pin lift port **230** typically extends through wafer scale active thermal interposer device **200**.

[0071] With respect to the wafer scale active thermal interposer device **200**, wafer vacuum line passthrough ports **215**, wafer blowoff line passthrough ports **221** and/or wafer pin lift ports **230** may be combined in any suitable combination, in accordance with embodiments of the present invention. For example, a wafer vacuum line passthrough ports **215** may be combined with a wafer blowoff line passthrough port **221**.

[0072] FIG. **3** illustrates an exemplary block diagram of elements of an automated test system environment **300** including a wafer scale active thermal interposer device, in accordance with embodiments of with the present invention. FIG. **3** illustrates functional components of a wafer vacuum hold down and blowoff systems in combination with wafer scale active thermal interposer device **130**.

[0073] Test system environment **300** comprises a vacuum pump **330** coupled to wafer vacuum valve **310** and wafer scale active thermal interposer (ATI) vacuum valve **320**. Wafer vacuum valve **310** is coupled to wafer vacuum/blowoff line passthrough port **315** of wafer scale active thermal interposer device **130**. In the illustrated embodiment, the vacuum passthrough and blowoff passthrough ports are combined, although this is not required and such ports may be separate. To hold down a wafer **120** prior to and during test, wafer vacuum valve **310** is opened, enabling a pressure differential between ambient atmosphere and vacuum to hold down the wafer **120** to the wafer scale active thermal interposer device **130**.

[0074] ATI vacuum valve **320** is coupled to ATI vacuum/blowoff line passthrough port **316** of cold plate **140**. To hold down ATI **130** prior to and during test, ATI vacuum valve **320** is opened, enabling a pressure differential between ambient atmosphere and/or ATI **130** and vacuum to hold down the ATI **130** to the cold plate **140**.

[0075] Compressed dry air source (CDA) **360** is coupled to wafer CDA blowoff valve **340** and to ATI CDA blowoff valve **350**. To blow the wafer off of the ATI **130**, the wafer vacuum valve **310** is closed and the wafer CDA blowoff valve **340** is opened, coupling compressed dry air through the vacuum/blowoff line passthrough port **315** to break the prior vacuum seal. To remove the wafer scale active thermal interposer device **130** from the cold plate **140**, for example, to change to a different wafer scale thermal interposer, the ATI vacuum valve **320** is closed and the ATI CDA blowoff valve **350** is opened, coupling compressed dry air through the ATI vacuum/blowoff line passthrough port **316** to break the prior vacuum seal.

[0076] In accordance with embodiments of the present invention, test system 300 may comprise a

thermal interface material (TIM) **370** disposed at the ATI/wafer interface and/or a thermal interface material **380** disposed at the ATI/cold plate interface. The thermal interface material is operable to provide thermal coupling, e.g., has a high thermal conductance, and provides mechanical compliance to compensate for irregularities in the adjoining surfaces. The thermal interface material may be considered to be separate from the wafer scale active thermal interposer device **130**, in some embodiments. For example, a thermal interface material **370** may be applied to the wafer scale active thermal interposer device **130** after the wafer scale active thermal interposer device **130** is placed in the test system **300**. Any suitable thermal interface material may be used, including those comprising indium foil and/or carbon nanotubes, in accordance with embodiments of the present invention. Thermal interface material **370** may differ from thermal interface material **380** in composition and/or thickness, in some embodiments.

[0077] FIG. **4** illustrates an exemplary plan view layout of an exemplary layout **400** of controllable regions of a wafer scale active thermal interposer device **430** and an associated exemplary wafer **420**, in accordance with embodiments of the present invention. The wafer scale active thermal interposer device **430** generally corresponds to wafer scale active thermal interposer device **130** as previously described in FIGS. **1**, **2**, and **3**. The wafer scale active thermal interposer device **430** is configured to be used in testing of wafer **420**.

[0078] Wafer **420** comprises a plurality of discrete dice **410**. Dice **410** may be characterized as relatively small and/or designed to operate at relatively low power levels. Examples of such integrated circuits may include microcontrollers, dynamic RAMs, application-specific integrated circuits, and the like. Due to their small size and/or low power operational characteristics, such integrated circuits may not require application of large amounts of heat energy to achieve desired test temperatures. In addition, small integrated circuit die may be physically smaller than a desired minimum size of a heating element as used in wafer scale active thermal interposer device **430**. [0079] Wafer scale active thermal interposer device **430** comprises a plurality of selective heatable regions **441**, **442**, **443**, **444**, **445**, **446**, **447**, **448** and **449**. The number of heatable regions and their layout is exemplary, and may be customized to the die layout of the wafer **420**. Wafer scale active thermal interposer device **430** is configured to heat and/or cool portions of wafer **420** corresponding to one or more of the selective heatable regions 441, 442, 443, 444, 445, 446, 447, **448** and **449**. In accordance with embodiments of the present invention, each heatable region of wafer scale active thermal interposer device **430** corresponds to more than one die of wafer **420**. For example, heatable region **449** of wafer scale active thermal interposer device **430** is configured to selectively apply heat energy to approximately nine dice of wafer **420** when coupled to wafer **420** in a test system.

[0080] FIG. **5** illustrates an exemplary plan view layout **500** of controllable regions of an exemplary wafer scale active thermal interposer device **530** and an associated exemplary wafer **520**, in accordance with embodiments of the present invention. The wafer scale active thermal interposer device **530** generally corresponds to wafer scale active thermal interposer device **130** as previously described in FIGS. **1**, **2**, and **3**. The wafer scale active thermal interposer device **530** is configured to be used in testing of wafer **520**.

[0081] Wafer **520** comprises a plurality of dice **510**. Dice **510** may be characterized as relatively large and/or designed to operate at relatively high power levels. Examples of such integrated circuits may include central processing units (CPUs), graphics processing units (GPUs), Network Processing Units (NPUs), multi-core processing units, power semiconductors, and the like. Due to their large size and/or high power operational characteristics, such integrated circuits may require application of large amounts of heat energy to achieve desired test temperatures.

[0082] Wafer scale active thermal interposer device **530** comprises a plurality of selectable heatable regions **531**, **532**, **533**, **534**, **535**, **536**, **537**, **538**, **539**, **540**, **541**, **542**, and **543**. The number of heatable regions and their layout is exemplary. Wafer scale active thermal interposer device **530** is configured to heat and/or cool portions of wafer **520** corresponding to one or more of the heatable

regions **531**, **532**, **533**, **534**, **535**, **536**, **537**, **538**, **539**, **540**, **541**, **542**, and **543**. In accordance with embodiments of the present invention, each heatable region of wafer scale active thermal interposer device **530** corresponds to one die of wafer **520** in location and shape. For example, heatable region **542** of wafer scale active thermal interposer device **530** is configured to selectively apply heat energy to die **512** of wafer **520** when coupled to wafer **520** in a test system. In this novel manner, wafer scale active thermal interposer device 530 may selectively apply sufficient heat energy to large and/or high-power die to achieve desired test temperatures while in wafer form. The discrete dice of the wafer **520** may be selectively heated during testing by the discrete and separately controller heating elements of the wafer scale active thermal interposer device **530**. [0083] FIG. 6 illustrates an exemplary plan view layout 600 of controllable regions of a wafer scale active thermal interposer device **630** and an associated wafer **620**, in accordance with embodiments of the present invention. The wafer scale active thermal interposer device **630** generally corresponds to wafer scale active thermal interposer device **130** as previously described in FIGS. **1**, **2**, and **3**. The wafer scale active thermal interposer device **630** is configured to be used in testing of wafer **620**. [0084] Wafer **620** comprises a plurality of dice **601**, **602**, **603**, **604**, **605**, **606**, **607**, **608**, **609**, **610**, **611**, **612**, and **613**. Dice **601**, **602**, **603**, **604**, **605**, **606**, **607**, **608**, **609**, **610**, **611**, **612**, and **613** may be characterized as relatively large and/or designed to operate at relatively high power levels. Examples of such integrated circuits may include central processing units (CPUs), graphics processing units (GPUs), Network Processing Units (NPUs), multi-core processing units, power semiconductors, and the like. Due to their large size and/or high power operational characteristics, such integrated circuits may require application of large amounts of heat energy to achieve desired test temperatures. [0085] Large and complex integrated circuits frequently comprise a plurality of functional units, e.g., multiple processing cores, which are physically distinct. It may be desirable to test such functional units in whole or in partial isolation from other function units of a die. For example, a GPU comprising multiple floating point units may be designed to utilize a single floating point unit at times during operation, and turn off other floating point units, e.g., those that are not currently required, in order to reduce power consumption. It may be desirable to test the GPU under similar thermal conditions. For example, it may be desirable to run functional tests on a portion of the GPU corresponding to an operational floating point unit at a high temperature, while other portions of the GPU are at a different, e.g., lower, temperature, simulating non-operation. [0086] In addition, the heat energy required to achieve a desirable test temperature for large and/or high powered die may exceed the capacity of a single heating element of a wafer scale thermal interposer. For example, conductive traces of a wafer scale thermal interposer may have current capacity limitations. Further, other components of a single heating element and/or a wafer scale thermal interposer may limit an amount of heat energy generated to be less that required to supply sufficient heat energy to achieve a desired temperature of a die under test.

[0087] Wafer scale active thermal interposer device **630** comprises a plurality of heatable regions, e.g., heatable regions **641**, **642**, **643**, and **644**. The number of heatable regions and their layout is exemplary. Wafer scale active thermal interposer device **630** is configured to selectively heat and/or cool portions of wafer **620** corresponding to one or more of the heatable regions **641**, **642**, **643**, and **644**. In accordance with embodiments of the present invention, each heatable region of wafer scale active thermal interposer device **630** corresponds to a portion of one die of wafer **620**. For example, heatable region **642** of wafer scale active thermal interposer device **630** is configured to selectively apply heat energy to the right upper quadrant of die **612** of wafer **620** when coupled to wafer **620** in a test system. In this novel manner, wafer scale active thermal interposer device **630** may selectively apply sufficient heat energy to portions of large and/or high-power die to achieve desired test temperatures, including different temperatures within a single die, while in wafer form. [0088] In accordance with embodiments of the present invention, areas of a wafer, e.g., wafer **620**

of FIG. **6**, which are not under test may nevertheless be opportunistically preconditioned to a desirable temperature. For example, while testing die **612** (FIG. **6**) at a desired testing temperature, embodiments in accordance with the present invention may bring die **609** to a desired test temperature while die **609** is not being tested, e.g., prior to testing die **609**. It is appreciated that semiconductor die have a thermal mass, and do not change temperature instantaneously. In this novel manner, a plurality of die may be opportunistically preconditioned to a desirable temperature, e.g., in advance of their testing, to increase testing throughput. Such opportunistic temperature preconditioning may beneficially increase a rate of testing of multiple dice, for example, by eliminating a time delay between testing of a first and a second die required to bring the second die, or portion thereof, to a desirable test temperature.

[0089] FIG. 7A illustrates an exemplary computer controller process **700** for testing circuits of an integrated circuit semiconductor wafer comprising multiple integrated circuit dice using a wafer scale active thermal interposer device, in accordance with embodiments of the present invention. In **705**, a wafer comprising multiple dice for testing is received for testing, e.g., within an automated test equipment, for example, automated test environment **100** of FIG. **1**.

[0090] In **710**, a wafer, e.g., wafer **120** of FIG. **1**, is placed in contact with a wafer scale active thermal interposer device, e.g., wafer scale active thermal interposer device **130** (FIG. **1**). In **715**, circuit testing is performed on the wafer by electrically contacting dice of the wafer to apply testing signals thereto and to receive test output signals from the dice.

[0091] In **720**, while performing the circuit testing, the temperature of dice under test is controlled by: 1) selectively controlling the heating of a plurality of heater elements within the wafer scale active thermal interposer device, wherein the plurality of heater elements correspond to a plurality of dice within the wafer under test, and 2) selectively controlling cooling of the cold plate. In optional **725**, the results of the circuit testing are recorded.

[0092] FIG. 7B illustrates an exemplary computer controlled method **750** for testing circuits of an integrated circuit semiconductor wafer using a wafer scale active thermal interposer device, in accordance with embodiments of the present invention. In **755**, the circuits of a wafer are tested by using a tester system to generate signals for input to the circuits and to process output signals from the circuits.

[0093] In **760**, in conjunction with the testing, a plurality of areas of the wafer are selectively heated and have their temperatures maintained by using a thermal controller selectively controlling discrete heater elements of a thermal interposer layer and a cold plate, both disposed in proximity of the wafer. The thermal interposer comprises a plurality of separately controllable thermal zones wherein each thermal zone is operable to be selectively heated and temperature maintained by the thermal controller. The thermal zones may correspond in location and shape to dice on the wafer being tested. The selective heating may include bringing a first set of thermal zones of the plurality of separately controllable thermal zones to a testing temperature while the tester system is testing a first die of the die layout corresponding to the first set of thermal zones, simultaneously and opportunistically bringing a second set of thermal zones of plurality of separately controllable thermal zones to a testing temperature in advance of testing a second die of the die layout corresponding to the second set of thermal zones.

[0094] In optional **765**, a first thermal zone of the plurality of separately controllable thermal zones is brought to a testing temperature. In optional **770**, a second thermal zone of the plurality of separately controllable thermal zones to is simultaneously brought to a testing temperature in advance of testing one or more die of the die layout corresponding to the second thermal zone, while the tester system is testing one or more die of the die layout corresponding to the first thermal zone. In optional **775**, one or more die of the die layout corresponding to the second thermal zone are tested.

[0095] FIG. **8** illustrates a block diagram of an exemplary electronic system **800**, which may be used as a platform to implement and/or as a control system for embodiments of the present

invention. Electronic system **800** may be a "server" computer system, in some embodiments. Electronic system **800** includes an address/data bus **850** for communicating information, a central processor complex **805** functionally coupled with the bus for processing information and instructions. Bus **850** may comprise, for example, a Peripheral Component Interconnect Express (PCIe) computer expansion bus, industry standard architecture (ISA), extended ISA (EISA), MicroChannel, Multibus, IEEE 796, IEEE 1196, IEEE 1496, PCI, Computer Automated Measurement and Control (CAMAC), MBus, Runway bus, Compute Express Link (CXL), and the like.

[0096] Central processor complex **805** may comprise a single processor or multiple processors, e.g., a multi-core processor, or multiple separate processors, in some embodiments. Central processor complex **805** may comprise various types of well known processors in any combination, including, for example, digital signal processors (DSP), graphics processors (GPU), complex instruction set (CISC) processors, reduced instruction set (RISC) processors, and/or very long word instruction set (VLIW) processors. Electronic system **800** may also includes a volatile memory **815** (e.g., random access memory RAM) coupled with the bus **850** for storing information and instructions for the central processor complex **805**, and a non-volatile memory **810** (e.g., read only memory ROM) coupled with the bus **850** for storing static information and instructions for the processor complex **805**. Electronic system **800** also optionally includes a changeable, non-volatile memory **820** (e.g., NOR flash) for storing information and instructions for the central processor complex **805** which can be updated after the manufacture of system **800**. In some embodiments, only one of ROM **810** or Flash **820** may be present.

[0097] Also included in electronic system **800** of FIG. **8** is an optional input device **830**. Device **830** can communicate information and command selections to the central processor **800**. Input device **830** may be any suitable device for communicating information and/or commands to the electronic system **800**. For example, input device **830** may take the form of a keyboard, buttons, a joystick, a track ball, an audio transducer, e.g., a microphone, a touch sensitive digitizer panel, eyeball scanner, and/or the like.

[0098] Electronic system **800** may comprise a display unit **825**. Display unit **825** may comprise a liquid crystal display (LCD) device, cathode ray tube (CRT), field emission device (FED, also called flat panel CRT), light emitting diode (LED), plasma display device, electro-luminescent display, electronic paper, electronic ink (e-ink) or other display device suitable for creating graphic images and/or alphanumeric characters recognizable to the user. Display unit **825** may have an associated lighting device, in some embodiments.

[0099] Electronic system **800** also optionally includes an expansion interface **835** coupled with the bus **850**. Expansion interface **835** can implement many well known standard expansion interfaces, including without limitation the Secure Digital Card interface, universal serial bus (USB) interface, Compact Flash, Personal Computer (PC) Card interface, CardBus, Peripheral Component Interconnect (PCI) interface, Peripheral Component Interconnect Express (PCI Express), mini-PCI interface, IEEE 8394, Small Computer System Interface (SCSI), Personal Computer Memory Card International Association (PCMCIA) interface, Industry Standard Architecture (ISA) interface, RS-232 interface, and/or the like. In some embodiments of the present invention, expansion interface **835** may comprise signals substantially compliant with the signals of bus **850**.

[0100] A wide variety of well-known devices may be attached to electronic system **800** via the bus **850** and/or expansion interface **835**. Examples of such devices include without limitation rotating magnetic memory devices, flash memory devices, digital cameras, wireless communication modules, digital audio players, and Global Positioning System (GPS) devices.

[0101] System **800** also optionally includes a communication port **840**. Communication port **840** may be implemented as part of expansion interface **835**. When implemented as a separate interface, communication port **840** may typically be used to exchange information with other devices via communication-oriented data transfer protocols. Examples of communication ports include without

limitation RS-232 ports, universal asynchronous receiver transmitters (UARTs), USB ports, infrared light transceivers, ethernet ports, IEEE 8394, and synchronous ports.

[0102] System **800** optionally includes a network interface **860**, which may implement a wired or wireless network interface. Electronic system **800** may comprise additional software and/or hardware features (not shown) in some embodiments.

[0103] Various modules of system **800** may access computer readable media, and the term is known or understood to include removable media, for example, Secure Digital ("SD") cards, CD and/or DVD ROMs, diskettes and the like, as well as non-removable or internal media, for example, hard drives, solid state drive s (SSD), RAM, ROM, flash, and the like.

[0104] Embodiments in accordance with the present invention provide systems and methods for wafer scale active thermal interposer devices. In addition, embodiments in accordance with the present invention provide systems and methods for wafer scale active thermal interposer devices operable to control different portions of a wafer to different temperatures. Further, embodiments in accordance with the present invention provide systems and methods for wafer scale active thermal interposer devices that are compatible and complementary with existing systems and methods of testing integrated circuits.

[0105] Various embodiments of the invention are thus described. While the present invention has been described in particular embodiments, it should be appreciated that the invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

Claims

- **1**. A test stack for use in testing circuits of an integrated circuit component, the test stack comprising: a top surface configured to receive said component in proximity thereto; a plurality of independently controllable thermal zones comprising a plurality of independently controllable heating zones and a plurality of independently controllable cooling zones configured to maintain or change temperatures on the top surface; and a power input configured to receive electrical power and wherein said electrical power is configured to be selectively applied to one or more of the plurality of independently controllable heating zones.
- **2.** The test stack as described in claim 1 wherein the electrical power is supplied by a power supply device coupled to said power input and wherein said power supply device selectively applies said electrical power using pulse width modulation (PWM).
- **3.** The test stack as described in claim 1 wherein temperatures maintained or changed on said top surface are operable to cause maintaining or changing of temperatures of said component disposed in proximity to said top surface.
- **4.** The test stack as described in claim 3 wherein said component is a semiconductor wafer comprising a plurality of discrete dice and wherein further said plurality of discrete dice comprises at least one integrated circuit die device under test (DUT).
- **5.** The test stack as described in claim 1 further comprising a wafer probe and wherein the wafer probe is configured to electrically couple to a device under test (DUT) of said component during testing thereof.
- **6.** The test stack as described in claim 1 further comprising a wafer thermal interposer (TI) comprising: a first conductive layer comprising said plurality of independently controllable heating zones, wherein said plurality of independently controllable heating zones comprise one or more resistive traces configured as heat producing elements; and a second conductive layer configured as an electromagnetic interference (EMI) shield layer, wherein the shield layer is located closer to said top surface than the first conductive layer and is electrically coupled to ground.
- **7**. The test stack as described in claim 6 wherein the first conductive layer of said wafer TI further comprises a plurality of heat sensing elements.
- 8. The test stack as described in claim 6 wherein the wafer TI is formed from two or more

substrates.

- **9.** The test stack as described in claim 4 further comprising a wafer thermal interposer (TI) having a top surface configured to be disposed adjacent to the semiconductor wafer and configured to be electrically coupled to ground.
- **10.** The test stack described in claim 1 wherein said component is a wafer device under test (DUT) and further comprising: a wafer probe configured to probe circuits of the wafer DUT by probing a first surface of said wafer DUT; a wafer thermal interposer (TI) configured to be disposed in proximity to a second surface of said wafer DUT and further configured to selectively heat areas of said wafer DUT during testing thereof, said wafer TI comprising said plurality of independently controllable heating zones; a cold plate configured to be disposed in proximity to said wafer TI and configured to selectively cool said wafer DUT; and a thermal controller configured to control selective heating of said wafer TI and configured to control selective cooling of said cold plate.
- **11**. The test stack as described in claim 10 wherein said cold plate and said wafer TI, in combination, under control of said thermal controller, implement said plurality of independently controllable cooling zones.
- **12**. The test stack as described in claim 10 wherein said plurality of independently controllable heating zones comprises a plurality of resistive traces configured to emit heat responsive to application of said electrical power thereto.
- **13**. The test stack as described in claim 10 wherein said thermal controller is configured to control electrical power selectively supplied to one or more of said plurality of independently controllable thermal zones to individually control heat produced therefrom.
- **14.** The test stack as described in claim 10 wherein said wafer TI further comprises a plurality of temperature measurement devices configured to measure temperatures of said areas of said wafer DUT.
- **15**. The test stack as described in claim 12 wherein said wafer TI further comprises a shield layer disposed to protect said wafer DUT from electromagnetic interference from said plurality of resistive traces and wherein said shield layer is configured to be grounded.
- **16**. The test stack as described in claim 10 further comprising: a first thermal interface material (TIM) layer disposed between said cold plate and said wafer TI; and a second TIM layer disposed between said wafer TI and said wafer DUT.
- **17**. The test stack as described in claim 10 wherein said thermal controller is configured to alter a flow rate of coolant fluid to said cold plate.
- **18**. The test stack as described in claim 10 wherein said thermal controller is configured to alter a temperature of coolant fluid flowing to said cold plate.
- **19**. The test stack as described in claim 10 wherein said thermal controller is configured to alter and maintain temperature of a respective thermal zone of said plurality of independently controllable thermal zones by adjusting power supplied to said respective thermal zone and also by adjusting coolant fluid flow to said cold plate, or both.
- **20.** A method of testing an integrated circuit component, said method comprising: testing said component by applying signals thereto and comparing results therefrom; and regulating temperatures of said component during said testing, said regulating temperatures using a test stack, wherein the test stack comprises: a top surface configured to receive said component in proximity thereto; a plurality of independently controllable thermal zones comprising a plurality of independently controllable heating zones and a plurality of independently controllable cooling zones configured to maintain or change temperatures on the top surface; and a power input configured to receive electrical power and wherein said electrical power is configured to be selectively applied to one or more of the plurality of independently controllable heating zones.
- **21**. The method as described in claim 20 wherein said regulating temperatures comprises supplying the electrical power using a power supply device coupled to said power input and wherein further the supplying electrical power comprises selectively applying said electrical power using pulse

width modulation (PWM).

- **22**. The method as described in claim 20 wherein said component is a semiconductor wafer and wherein said semiconductor wafer comprises a plurality of discrete dice.
- **23**. The method as described in claim 20 wherein said test stack further comprises a wafer probe and wherein said testing comprises probing said component using said wafer probe.
- **24.** The method as described in claim 20 wherein said test stack further comprises a wafer thermal interposer (TI) comprising: a first conductive layer comprising said plurality of independently controllable heating zones, wherein said plurality of independently controllable heating zones comprise one or more resistive traces configured as heat producing elements; and a second conductive layer configured as an electromagnetic interference (EMI) shield layer, wherein the shield layer is disposed to shield said top surface from EMI from said first conductive layer and is further electrically coupled to ground.
- **25**. The method as described in claim 24 wherein the first conductive layer of said wafer TI further comprises a plurality of temperature measuring devices.
- **26**. The method as described in claim 22 wherein said test stack further comprises a wafer thermal interposer (TI) having a top surface configured to be electrically coupled to ground and wherein said regulating temperatures further comprises disposing said semiconductor wafer in proximity to said top surface.
- **27**. The method as described in claim 20 wherein said test stack further comprises: a wafer probe configured to probe circuits of said component by probing a first surface thereof; a wafer thermal interposer (TI) configured to be disposed in proximity to a second surface of said component and further configured to selectively heat areas of said component during said testing, said wafer TI comprising said plurality of independently controllable heating zones; a cold plate configured to be disposed in proximity to said wafer TI and configured to selectively cool said component; and a thermal controller configured to control selective heating of said wafer TI and configured to control selective cooling of said cold plate.
- **28**. The method as described in claim 27 wherein said regulating temperatures comprises using said thermal controller to control electrical power selectively supplied to one or more of said plurality of independently controllable thermal zones to individually control heat produced therefrom and wherein further said plurality of independently controllable heating zones comprises a plurality of resistive traces configured to emit heat responsive to said supplying the electrical power.
- **29**. The method as described in claim 27 wherein said test stack further comprises: a first thermal interface material (TIM) layer disposed between said cold plate and said wafer TI; and a second TIM layer disposed between said wafer TI and said component.
- **30**. The method as described in claim 27 wherein said regulating temperatures comprises altering and maintaining temperatures of a respective thermal zone of said plurality of independently controllable thermal zones using said thermal controller adjusting power supplied to said respective thermal zone and also adjusting coolant fluid flow to said cold plate, or both.