US 20250266749A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2025/0266749 A1**

**HARMAND** (43) **Pub. Date: Aug. 21, 2025**

(54) **NON-LINEAR ANALOGUE CONTROL OF A MULTI-PHASE ELECTRICAL CIRCUIT**

(71) Applicant: **3D PLUS**, BUC (FR)

(72) Inventor: **Thomas HARMAND**, PALAISEAU (FR)

(21) Appl. No.: **19/054,887**

(22) Filed: **Feb. 16, 2025**

(30) **Foreign Application Priority Data**

Feb. 21, 2024 (FR) ..... 2401676

**Publication Classification**

(51) **Int. Cl.**

***H02M 1/00*** (2007.01)

***H02M 3/156*** (2006.01)

(52) **U.S. Cl.**

CPC ..... ***H02M 1/0043*** (2021.05); ***H02M 3/156*** (2013.01)

(57) **ABSTRACT**

A multi-phase electrical circuit, for powering a target load, includes: a power cell having N power supply branches, which converge towards the output node; a control circuit including: a voltage regulation circuit to generate an alternating binary regulation signal based on a combination of the output voltage with a noise voltage; a distribution circuit to generate, for each power supply branch, at least one dedicated activation signal based on the regulation signal; with the plurality of activation signals being phase-shifted relative to each other according to a phase shift that varies over time.






FIG.1


1
Vin
12
CMD1
Q11
L1
Vm1
13
CMD1
Q12
GND
PH1
11
Iout
Vout
3
Cout
Rload
GND
PHN
Vin
12
CMDN
QN1
LN
VmN
13
CMDN
QN2
GND

FIG.2a


1
Vin
12
CMD1
Q11
Cfly
L1
IL1
Vm1
13
CMD1
Q12
GND
PH1
11
Iout
Vout
3
Cout
Rload
GND
CMD2
Q21
L2
IL2
Vm2
13
CMD2
Q22
GND
PH2

FIG.2b


21
$V_{reg}$
$R_1$
COMP
+
-
$V_{ref}$
$V_{noise}$
C1
$V_{int}$
$R_2$
$V_{out}$
C2
$V_{noise}$
$R_5$
$Q_1$
$R_6$
GND
$R_4$
$V_{in}$
$V_{out}$

FIG.3a


21
$V_{reg}$
COMP
+
-
$R_1$
$V_{ref}$
$V_{noise}$
C1
$V_{int}$
$R_2$
$V_{out}$
C2
$V_{noise}$
$R_5$
211
$Q_2$
GND
$V_{out}$
$V_{m1}$
$V_{m2}$
$V_{m3}$

FIG.3b


CMD1
CMD2
CMD3
S3
S2
S1
Init1
230
OR
223
222
221
231
232
233
D
Q
QN
CLK
22
Vreg

FIG.4




FIG.5


D1
2
1
12
$V_{in}$
11
$I_{out}$
$V_{out}$
3
$CMD'_1$
$CMD'_N$
24
$CMD_1$
$CMD_N$
22
$V_{CMD}$
23
$V_{reg}$
$T_{on,\,max}$
21
$V_{m1}$ à $V_{mN}$
$V_{out}$

FIG.6




FIG.7a




FIG.7b




FIG.7c

# NON-LINEAR ANALOGUE CONTROL OF A MULTI-PHASE ELECTRICAL CIRCUIT

## CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims priority to foreign French patent application No. FR 2401676, filed on Feb. 21, 2024, the disclosure of which is incorporated by reference in its entirety.

## FIELD OF THE INVENTION

[0002] The present invention relates to multi-phase electrical circuits for space applications. More specifically, the invention relates to the implementation of non-linear and analogue control of multi-phase circuits.

## BACKGROUND

[0003] Multi-phase converters are integrated into electrical power supply systems in order to improve energy efficiency, to optimize voltage regulation and to manage the load in a more balanced manner. They operate with electrical signals that are distributed over several phases, allowing balanced load distribution. These converters are versatile, being able to convert between DC and AC voltages, and to regulate the voltage or the current in order to address the specific needs of electrical devices.

[0004] Within the context of a multi-phase converter, "phase" is understood to mean an individual power supply branch of the electrical circuit that converts electrical energy. Multi-phase converters use several such phases, typically two, three or more, which operate independently in order to convert energy. Each phase operates with a time shift relative to the others, thus creating a time sequence in which each phase successively contributes to the total output of the converter. This approach distributes the electrical load and reduces current variations, which can result in improved efficiency and reduced current ripples. For example, in a two-phase converter, two phases operate alternately in order to reduce the voltage. Similarly, a three-phase converter would involve three phases operating in succession.

[0005] A multi-phase converter generally comprises a power cell formed by the plurality of phases and a control circuit configured to control the activation and the deactivation of the various phases in order to achieve the operational time shift of the phases relative to each other.

[0006] As the power requirements of computing units increase, voltage regulator modules (VRMs) need to supply more current, while improving their responsiveness to load transistors. To this end, the use of multi-phase or multi-phase series-capacitor topologies is favoured. Combining these topologies with non-linear control optimizes the performance capabilities of these converters. However, applying effective non-linear control to multi-phase or multi-phase series-capacitor converters is complex, particularly in applications that do not include a digital controller, such as a microprocessor, an FPGA or a processor.

[0007] More specifically, implementing the control circuit using digital controllers results in a circuit with degraded technological robustness within the context of space applications. Indeed, conventional digital control circuits often exhibit limitations in terms of reliability in the extreme environments of space. Currently available solutions are often based on conventional digital control circuits that are not optimized for the specific constraints of space, notably radiation resistance, reliability and stability.

## SUMMARY OF THE INVENTION

[0008] The invention attempts to solve the problem relating to changes in the operating frequencies of the control signals of the various phase-shifted phases. Indeed, when the control circuit is not governed by a fixed clock frequency, it becomes difficult to generate phase-shifted control signals with an indeterminate frequency. In this case, the control circuit must phase-shift the control signals based on a single input signal, without first knowing when the next phase will be triggered. This is referred to as the design of a "non-linear" control circuit.

[0009] For the purposes of describing the invention, the term "power supply branch" will be used to designate the electrical phases of a multi-phase circuit.

[0010] One or more responses to the problem(s) and solution(s) are provided as follows.

[0011] In order to overcome the limitations of the existing solutions, the invention proposes a multi-phase electrical circuit with a non-linear and analogue phase control circuit. The non-linearity of the control circuit allows a main command to be phase-shifted over several phases without knowing its duration. In addition, the architecture proposed according to the invention allows the stability of the operation of the multi-phase circuit to be improved independently of the output load, which can be adjusted according to the intended application.

[0012] The analogue implementation of the control circuit according to the invention ensures that the multi-phase circuit is compatible with a hostile environment and more specifically with a space environment. This offers superior reliability to digital microcontrollers that are sensitive to the environmental constraints for a space application.

[0013] The subject of the invention is a multi-phase electrical circuit configured to generate an output current or an output voltage for powering a target load. Said multi-phase electrical circuit comprises:

- [0014] a power cell comprising:
  - [0015] an input node for supplying an input voltage;
  - [0016] an electrical ground;
  - [0017] an output node for supplying said output voltage;
  - [0018] N power supply branches, which converge towards the output node, with N being a natural number greater than 1, each power supply branch comprising:
    - [0019] a central node separated from the input node by at least one first switch and from the electrical ground by at least one second switch;
- [0020] a control circuit comprising:
  - [0021] a voltage regulation circuit configured to generate an alternating binary regulation signal based on the combination of the output voltage with an alternating noise voltage, with said noise voltage being generated by the voltage regulation circuit based on:
    - [0022] the electrical potential of the central node of a selected power supply branch; or
    - [0023] based on the input voltage;
  - [0024] a distribution circuit configured to generate, for each power supply branch, at least one dedicated activation signal based on the regulation signal, with

the plurality of activation signals being phase-shifted relative to each other according to a phase shift that varies over time.

**[0025]** According to a particular aspect of the invention, the voltage regulation circuit comprises a comparator for comparing an intermediate signal with a predetermined reference voltage. Said intermediate signal has a DC component corresponding to the output voltage and an AC component corresponding to the noise voltage.

**[0026]** According to a particular aspect of the invention, the voltage regulation circuit comprises a divider bridge comprising a pair of resistors separated by a third switch and configured to generate a fraction of the input voltage when the third switch is on, with the third switch being controlled by the regulation signal.

**[0027]** According to a particular aspect of the invention, the voltage regulation circuit comprises N diodes, such that each diode has an anode connected to the central node of a power supply branch associated with said diode and such that the cathodes of the diodes are connected to a common node separated from the electrical ground by a fourth switch controlled by the regulation signal.

**[0028]** According to a particular aspect of the invention, the distribution circuit comprises a chain of N D-type flip-flops all synchronized according to the regulation signal and mounted such that: the output of a flip-flop of rank i=1 to N−1 is connected to the input of the next flip-flop of rank i+1.

**[0029]** According to a particular aspect of the invention, the distribution circuit further comprises an OR-type logic cell having a first input connected to the output of the flip-flop of rank N, a second input receiving an initialization signal and an output connected to the input of the flip-flop of rank i=1.

**[0030]** According to a particular aspect of the invention, the distribution circuit further comprises N AND-type logic cells, with each AND-type cell having a first input receiving the output of an associated D-type flip-flop and a second input receiving the regulation signal and an output for supplying the activation signal to an associated power supply branch.

**[0031]** According to a particular aspect of the invention, the control circuit further comprises a protection circuit inserted between the voltage regulation circuit and the distribution circuit and configured to limit, to a predetermined threshold, the duration for setting the regulation signal to a high or low state.

**[0032]** According to a particular aspect of the invention, the control circuit further comprises a dead time circuit inserted between the distribution circuit and the power cell and configured to generate, for each power supply branch, a first and a second supplementary activation signal, with each transition edge of the second activation signal being temporally shifted relative to the first activation signal.

**[0033]** According to a particular aspect of the invention, each power supply branch comprises an associated elementary inductor mounted between the central node and the output node, with each power supply branch being configured to generate an elementary current through the associated elementary inductor.

## BRIEF DESCRIPTION OF THE DRAWINGS

**[0034]** Further features and advantages of the present invention will become more clearly apparent upon reading the following description with reference to the following appended drawings.

**[0035]** FIG. **1** illustrates a multi-phase electrical circuit according to a first embodiment of the invention.

**[0036]** FIG. **2***a* illustrates a first example of a power cell of the multi-phase electrical circuit according to the invention.

**[0037]** FIG. **2***b* illustrates a second example of a power cell of the multi-phase electrical circuit according to the invention.

**[0038]** FIG. **3***a* illustrates a first example of a voltage regulation circuit of the multi-phase electrical circuit according to the invention.

**[0039]** FIG. **3***b* illustrates a second example of a voltage regulation circuit of the multi-phase electrical circuit according to the invention.

**[0040]** FIG. **4** illustrates the control signal distribution circuit of the multi-phase electrical circuit according to the invention.

**[0041]** FIG. **5** illustrates a timing chart of the internal and external signals of the control circuit of the multi-phase electrical circuit according to the invention.

**[0042]** FIG. **6** illustrates a multi-phase electrical circuit according to a second embodiment of the invention.

**[0043]** FIG. **7***a* illustrates an example of the implementation of the protection circuit in the multi-phase electrical circuit according to a second embodiment of the invention.

**[0044]** FIG. **7***b* illustrates a RESET signal generation circuit in the multi-phase electrical circuit according to a second embodiment of the invention.

**[0045]** FIG. **7***c* illustrates a SET signal generation circuit in the multi-phase electrical circuit according to a second embodiment of the invention.

## DETAILED DESCRIPTION

**[0046]** FIG. **1** illustrates a multi-phase electrical circuit D**1** according to a first embodiment of the invention. The multi-phase electrical circuit D**1** comprises a power cell **1** and a control circuit **2**. The power circuit **1** is formed by N power supply branches with indices i=1 to N configured to generate an output current Iout towards a load **3** to be powered. The control circuit **2** is configured to generate activation signals $CMD_i$, with i=1 to N, phase-shifted relative to each other according to a phase shift that varies over time. Each activation signal $CMD_i$ is dedicated to the power supply branch with the same index i in order to trigger said power supply branch to power the load **3** over a duration. The activated power supply branch is then in a conduction state.

**[0047]** The power cell **1** comprises an input node **12** for supplying an input voltage $V_{in}$, an electrical ground GND, an output node **11** for supplying said output voltage $V_{out}$ and the N power supply branches, which converge towards the output node **11**. The load **3** to be powered is connected between the output node **11** and the ground GND. The power cell **1** generates:

**[0048]** the output current $I_{out}$ through the load **3** to be powered;

**[0049]** the output voltage $V_{out}$ at the terminals of the load **3** and propagated via a first feedback loop towards the control circuit **2**;

**[0050]** at least one noise voltage $V_{m1}$ to $V_{mN}$ reinjected via a second feedback loop towards the control circuit **2**.

**[0051]** The control circuit **2** comprises a voltage regulation circuit **21** and a distribution circuit **22**. The voltage regulation circuit **21** is configured to generate a regulation signal $V_{reg}$ based on the combination of the DC component of the back-propagated output voltage $V_{out}$ with the AC component of the noise voltage selected from among at least one noise voltage $V_{m1}$ to $V_{mN}$ reinjected via the second feedback loop. The regulation signal $V_{reg}$ is a binary and periodic digital signal intended for the distribution circuit **22**.

**[0052]** The distribution circuit **22** is configured to generate, for each power supply branch, a dedicated activation signal $CMD_1$, $CMD_2$, $CMD_3$ based on the regulation signal $V_{reg}$. The activation signals are phase-shifted relative to each other by a phase shift that varies over time. The regulation signal $V_{reg}$ has a source signal, from which the multiple activation signals $CMD_i$ will be generated with a variable phase shift, allowing the power supply branches of the power cell **1** to be sequentially activated without requiring a synchronization clock signal.

**[0053]** Reinjecting the output voltage $V_{out}$ and the noise voltage $V_{mi}$ into the control circuit **2** allows a stable multi-phase electrical circuit D**1** to be acquired independently of the required activation frequency of the power supply branches.

**[0054]** The noise voltage $V_{mi}$ is in phase with the conduction of each of the power supply branches in order to achieve operation that is independent of the load and that can be adjusted according to the intended application. In addition, this noise generation allows a regulation signal $V_{reg}$ to be generated, which signal reproduces the variation over time of the current flowing through the associated power supply branch.

**[0055]** FIG. **2***a* illustrates a first example of a power cell **2** of the multi-phase electrical circuit D**1** according to the invention. In this illustrative and non-limiting example, the power cell **2** is a multi-phase Buck converter for converting the DC input voltage $V_{in}$ to an output voltage $V_{out}$ that is lower than the input voltage. The output voltage $V_{out}$ is measured on the output node **11**. The power cell **2** comprises a plurality of power supply branches $PH_1$ to $PH_N$, which converge towards the output node **11**. The target load **3** is made up of, for example, a load capacitor $C_{out}$ and a load resistor $R_{load}$ mounted in parallel between the output node **11** and the electrical ground GND.

**[0056]** Each power supply branch $PH_i$ comprises a first switch $Q_{i1}$, a second switch $Q_{i2}$, a central node **13**, and an associated elementary inductor $L_i$ mounted between the central node **13** and the output node **11**. For each power supply branch $PH_i$, the central node **13** is separated from the input node **12** by at least the first associated switch $Q_{i1}$. For each power supply branch $PH_i$, the central node **13** is separated from the ground GND by at least the second associated switch $Q_{i2}$. The first switch $Q_{i1}$ is controlled by the activation signal $CMD_i$ associated with the power supply branch $PH_i$. The second switch $Q_{i2}$ is controlled by the supplementary activation signal $CMD_i$ associated with the power supply branch $PH_i$. For example, when the activation signal $CMD_i$ is in a high state, the first switch $Q_{i1}$ is in an on-state and the second switch $Q_{i2}$ is in an off-state. This induces a flow of current through the power supply branch $PH_i$ from the input node **12** to the output node **11**, through the associated central node **13** and the associated elementary inductor $L_i$. Conversely, when the activation signal $CMD_i$ is in a low state, the first switch $Q_{i1}$ is in an off-state and the second switch $Q_{i2}$ is in an on-state. This causes the central node **13** to be connected to the ground GND and the current in the power supply branch $PH_i$ to be absent. The various activation signals $CMD_i$ are phase-shifted so that each power supply branch operates with a time shift relative to the others, which helps to distribute the load and reduce current fluctuations. This reduces current ripples and energy losses. By distributing the load over several power supply branches $PH_i$, the converter can better manage current variations.

**[0057]** FIG. **2***b* illustrates a second example of a power cell **2** of the multi-phase electrical circuit D**1** according to the invention. In this illustrative and non-limiting example, the power cell **2** is a series-capacitor multi-phase Buck converter for converting the DC input voltage Vin to an output voltage $V_{out}$ that is lower than the input voltage. The power cell **2** according to the second example incorporates all the features and advantages set forth for the first example. The power cell **2** according to the second example differs from the first example as follows: each power supply branch $PH_i$, with i=1 to N−1, further comprises an intermediate capacitor $C_{fly}$ mounted in series between the first switch $Q_{i1}$ and the central node **13**. In addition, for each power supply branch $PH_i$, with i=1 to N−1, the common node between the intermediate capacitor $C_{fly}$ and the first switch $Q_{i1}$ is connected to the first switch $Q_{(i+1)1}$ of the next power supply branch $PH_{i+1}$. The last power supply branch of rank i=N is devoid of the intermediate capacitor $C_{fly}$. Only the initial power supply branch $PH_1$ is connected to the input node **12** via its first switch $Q_{11}$. The power cell **2** according to the second example has better technical robustness than the first example, because the first and second switches $Q_{i1}$ and $Q_{i2}$ have voltages at their terminals that are lower than the input voltage $V_{in}$.

**[0058]** FIG. **3***a* illustrates a first example of the voltage regulation circuit **21** of the control circuit **2** according to the invention. The voltage regulation circuit **21** is configured to generate an alternating binary regulation signal $V_{reg}$ based on the combination of the output voltage $V_{out}$ with a noise voltage $V_{noise}$.

**[0059]** In the first example, the voltage regulation circuit **21** comprises a resistive divider bridge formed by a pair of resistors R**4**, R**6** separated by a switch $Q_1$. The resistive divider bridge R**4**, R**6** is configured to generate a fraction of the input voltage $V_{in}$ when the switch $Q_1$ is on. The third switch $Q_1$ is controlled by the regulation signal $V_{reg}$ via a feedback loop inside the voltage regulation circuit **21**. The divider bridge R**4**, R**6** controlled by the regulation signal $V_{reg}$ generates a noise voltage $V_{noise}$ that is synchronized with the regulation signal $V_{reg}$. The resistive divider bridge is designed so as to obtain a noise voltage $V_{noise}$, when the switch $Q_1$ is on, that is equal to the voltage that can be measured at the central node **13** of the activated power supply branch $PH_i$. The injection of the synchronized noise voltage $V_{noise}$ ensures that the currents flowing through the various power supply branches are equal. Thus, the stability of the converter D**1** is guaranteed without having to measure current. Moreover, the voltage regulation circuit **21** receives the output voltage $V_{out}$ from the output node **11** propagated

via the first feedback loop of the multi-phase electrical circuit D**1** described in FIG. **1**. The combination of the internally generated noise voltage $V_{noise}$ with the back-propagated output voltage $V_{out}$ forms an intermediate voltage $V_{int}$. The voltage regulation circuit **21** further comprises a comparator COMP configured to compare an intermediate signal $V_{int}$ with a predetermined reference voltage $V_{ref}$. The output signal of the comparator COMP is the regulation signal $V_{reg}$, which is a periodic binary signal.

**[0060]** The voltage regulation circuit **21** further comprises a resistor R**2** connected between the output node supplying the output voltage $V_{out}$ and the non-inverting input of the comparator COMP corresponding to the intermediate signal $V_{int}$. The resistor R**2** allows the DC component of the output voltage $V_{out}$ to be superimposed on the non- inverting input of the comparator COMP.

**[0061]** The voltage regulation circuit **21** further comprises a capacitor C**2** mounted, on the one hand, between the node supplying the output voltage $V_{out}$ and, on the other hand, the node supplying the noise voltage $V_{noise}$. The capacitor C**2** allows the noise voltage $V_{noise}$ to be integrated through at least the resistor R**4**, so as to obtain a triangular signal between the output voltage $V_{out}$ and the noise voltage $V_{noise}$.

**[0062]** The voltage regulation circuit **21** further comprises a capacitor C**1** mounted, on the one hand, between the output node supplying the output voltage $V_{out}$ and, on the other hand, the non-inverting input of the comparator COMP corresponding to the intermediate signal $V_{int}$. The capacitor C**1** acts as a high-pass filter. The capacitor C**1** allows the AC component of the noise voltage $V_{noise}$ to be superimposed on the non-inverting input of the comparator COMP. This produces an intermediate signal $V_{int}$ with a DC component corresponding to the output voltage $V_{out}$ and an AC component corresponding to the noise voltage $V_{noise}$. The impedance of the capacitor C**1** is lower than the impedance of the resistor R**2** at the operating frequency. This prevents a voltage drop between the noise voltage $V_{noise}$ and the intermediate signal $V_{int}$.

**[0063]** The voltage regulation circuit **21** internally generates a triangular intermediate signal $V_{int}$ that is synchronized with the current of the branch on an input of the comparator COMP with two activation thresholds. The intermediate signal $V_{int}$ reproduces the shape of the current flowing through the inductor of the conducting power supply branch. This produces the binary periodic regulation signal $V_{reg}$ at a frequency $f_{reg}$ that is determined by the time constant R**4**.C**2** and by the values of the two hysteresis thresholds of the comparator COMP.

**[0064]** Optionally, the voltage regulation circuit **21** further comprises a resistor R**5** mounted, on the one hand, between the node supplying the noise voltage $V_{noise}$ and, on the other hand, the output of the voltage divider bridge R**4**, R**6**. In this case, the frequency $f_{reg}$ is determined by the time constant (R**4**+R**5**).C**2** by the values of the two hysteresis thresholds of the comparator COMP. The addition of the resistor R**5** provides an additional degree of freedom for dimensioning the frequency $f_{reg}$.

**[0065]** FIG. **3***b* illustrates a second example of the voltage regulation circuit **21** of the control circuit **2** according to the invention. The voltage regulation circuit **21** is configured to generate an alternating binary regulation signal $V_{reg}$ based on the combination of the output voltage $V_{out}$ with a noise voltage $V_{noise}$.

**[0066]** In the second example, the voltage regulation circuit **21** comprises N diodes $D_i$ of rank i=1 to N, with N being the number of power supply branches $PH_i$. In this example, N=3 is considered. Each diode $D_i$ of rank i has an anode connected to the central node **13** of the power supply branch $PH_i$ associated with said diode $D_i$. The cathodes of the diodes $D_i$ are connected to a common node **211**. The common node **211** is separated from the electrical ground GND by a switch $Q_2$. The switch $Q_2$ is controlled by the regulation signal $V_{reg}$ via a feedback loop inside the voltage regulation circuit **21**. For any one of the power supply branches $PH_i$, when the first switch $Q_{i1}$ is on, the central node **13** is at a non-zero central voltage $V_{mi}$. The corresponding diode $D_i$ is subjected to a positive voltage and thus becomes conducting. The other diodes $D_j$ (with $j \neq i$) are in the off-state. The central voltage $V_{mi}$ is thus propagated towards the common node **211** in order to form the noise voltage $V_{noise}$. This noise signal allows the image of the current flowing through the elementary inductor $L_i$ of the activated power supply branch $PH_i$ to be added to the regulation loop. This ensures the distribution of the currents in the inductors $L_i$ if they are identical. Activating the switch $Q_2$ ensures that the common node **211** is grounded when all the power supply branches are deactivated.

**[0067]** Moreover, the voltage regulation circuit **21** receives the output voltage $V_{out}$ from the output node **11** propagated via the first feedback loop of the multi-phase electrical circuit D**1** described in FIG. **1**. The combination of the internally generated noise voltage $V_{noise}$ with the back-propagated output voltage $V_{out}$ forms an intermediate voltage $V_{int}$. The noise voltage $V_{noise}$ is propagated towards a common node with the output voltage $V_{out}$. The intermediate signal $V_{int}$ thus has a DC component corresponding to the output voltage $V_{out}$ and an AC component corresponding to the noise voltage $V_{noise}$.

**[0068]** The voltage regulation circuit **21** further comprises a comparator COMP configured to compare an intermediate signal $V_{int}$ with a predetermined reference voltage $V_{ref}$. The output signal of the comparator COMP is the regulation signal $V_{reg}$, which is a periodic binary signal.

**[0069]** In general, the voltage regulation circuit **21** generates a periodic binary regulation signal $V_{reg}$ from an intermediate voltage $V_{int}$ with a DC component corresponding to the output voltage $V_{out}$ and an AC component corresponding to the noise voltage $V_{noise}$. This combination ensures that the currents flowing through the various power supply branches are equal and thus improves the stability of the converter D**1**.

**[0070]** Alternatively, according to a particular embodiment, the N diodes $D_i$ of rank i=1 to N are replaced by N switches controlled by external signals. By way of an example, the switches are made by transistors. In this case, it is possible to dispense with the switch $Q_2$.

**[0071]** FIG. **4** illustrates the distribution circuit **22** of the control circuit **2** according to the invention. The distribution circuit **22** receives the regulation signal $V_{reg}$ generated by the voltage regulation circuit **21**. The distribution circuit **22** is configured to generate, for each power supply branch $PH_i$, a dedicated activation signal $CMD_i$ from the regulation signal $V_{reg}$. The activation signals $CMD_i$ are phase shifted relative to each other without requiring an external clock signal with a fixed frequency. The distribution circuit **22** comprises a chain of N D-type flip-flops, where N is the number of power supply branches $PH_i$. By way of a non-limiting example, an example is described with three power

supply branches and therefore three D-type flip-flops, denoted **221**, **222**, **223**. The flip-flops **221**, **222**, **223** are all synchronized by the regulation signal $V_{reg}$. The flip-flops **221**, **222**, **223** are mounted such that the output $s_i$ of a flip-flop of rank i=1 to N−1 is connected to the input of the next flip-flop of rank i+1. The chain of N flip-flops forms a shift register.

**[0072]** The distribution circuit **22** comprises an OR logic cell **230** with a first input connected to the output $s_3$ of the last flip-flop **223**, a second input receiving an initialization signal Init**1**, and an output connected to the input of the flip-flop of rank i=1. The logic cell **230** is used to initialize the chain of flip-flops by injecting a high logic state at the input of the initial flip-flop of rank i=1 when the initialization signal Init**1** is in a high logic state. During an initialization step that precedes the operation of the converter, the initialization signal Init**1** is in a high logic state "1" so as to obtain a logic value "1" on the input of the flip-flop **221** of rank i=1. The inputs and outputs of the other flip-flops in the chain are in a low logic state "0". Initially, the output of the flip-flop **221** of rank i=1 is in the low logic state "0". The distribution circuit **22** further comprises N AND logic cells. In the illustrated example, these are the three AND cells denoted **231**, **232** and **233**. Each AND cell has a first input receiving the output of an associated D flip-flop. Each AND cell has a second input receiving the regulation signal $V_{reg}$. Each AND cell is intended to supply the activation signal $CMD_i$ to an associated power supply branch $PH_i$. The first AND cell **231** receives the output signal $s_i$ originating from the flip-flop **221** and generates the activation signal $CMD_1$ for controlling the power supply branch $PH_i$ of rank i=1. The second AND cell **232** receives the output signal $s_2$ originating from the flip-flop **222** and generates the activation signal $CMD_2$ for controlling the power supply branch $PH_2$ of rank i=2. The third AND cell **233** receives the output signal $s_3$ originating from the flip-flop **223** and generates the activation signal $CMD_3$ for controlling the power supply branch $PH_3$ of rank i=3.

**[0073]** In general, a power supply branch $PH_i$ supplies current to the load circuit when the associated activation signal $CMD_i$ is in a high logic state "1". The associated activation signal $CMD_i$ is in a high logic state "1" when the output signal $s_i$ of the associated flip-flop and the regulation signal $V_{reg}$ are simultaneously in the high logic state "1".

**[0074]** The temporal evolution of the output signals $s_1$, $s_2$ and $s_3$ will be described hereafter during a control cycle Cyc comprising three successive stages E**1**, E**2** and E**3**, as illustrated by the timing charts in FIG. **5**. FIG. **5** describes a timing chart of the internal and external signals of the control circuit **3** so as to illustrate the operation of the distribution circuit **22**.

**[0075]** The first step E**1** is triggered by the initial rising edge FM**1** on the regulation signal $V_{reg}$. Said rising edge causes the transmission of the high logic state "1" from the input of the first flip-flop **221** to its output $s_1$. Thus, a high logic state "1" is only obtained on the first output $s_1$. The high logic state "1" on the first output $s_1$ is also transmitted to the input of the second flip-flop **222**. The high logic state "1" is maintained on the output $s_1$ as long as there has been no rising edge following the initial rising edge FM**1**. The output signals $s_2$ and $s_3$ of the other D flip-flops in the chain are maintained in a low logic state "0". Thus, at the start of step E**1**, the following configuration is obtained: the output signal $s_1$ of the flip-flop **221** and the regulation signal $V_{reg}$ are simultaneously in the high logic state "1", which generates a pulse in the high state on the activation signal $CMD_1$, while maintaining the other activation signals $CMD_2$ and $CMD_3$ in a low logic state. Only the power supply branch $PH_1$ of rank i=1 is conductive and injects a supply current towards the target load **3**.

**[0076]** The second step E**2** is triggered by the rising edge FM**2** on the regulation signal $V_{reg}$. Said rising edge FM**2** causes the high logic state "1" to be transmitted from the input of the second flip-flop **222** to its output $s_2$. Thus, a high logic state "1" is only obtained on the second output $s_2$. The high logic state "1" on the second output $s_2$ is also transmitted to the input of the third flip-flop **223**. The OR logic cell **230** receives two low logic states "0" on its two inputs. The output $s_1$ of the flip-flop **221** transitions to the low logic state "0". The high logic state "1" is maintained on the output $s_2$ as long as there has been no rising edge following the rising edge FM**2**. The output signals $s_1$ and $s_3$ of the other D flip-flops in the chain are maintained in a low logic state "0". Thus, at the start of step E**2**, the following configuration is obtained: the output signal $s_2$ of the flip-flop **222** and the regulation signal $V_{reg}$ are simultaneously in the high logic state "1", which generates a pulse in the high state on the activation signal $CMD_2$, while maintaining the other activation signals $CMD_1$ and $CMD_3$ in a low logic state. Only the power supply branch $PH_2$ of rank i=2 is conductive and injects a power supply current towards the target load **3**.

**[0077]** The third step E**3** is triggered by the rising edge FM**3** on the regulation signal $V_{reg}$. Said rising edge FM**3** causes the high logic state "1" to be transmitted from the input of the third flip-flop **223** to its output $s_{23}$. Thus, a high logic state "1" is only obtained on the third output $s_3$. The high logic state "1" on the third output $s_3$ is also transmitted to the input of the first flip-flop **221** via the OR logic cell **230**. The high logic state "1" is maintained on the output $s_3$ as long as there has been no rising edge following the rising edge FM**3**. Similarly, the rising edge FM**3** causes the low logic state "0" to be propagated from the input of the second flip-flop **222** to its output $s_2$. The same applies to the output $s_1$ of the flip-flop **221**. The output signals $s_1$ and $s_2$ of the other D flip-flops in the chain are thus maintained in a low logic state "0". Thus, at the start of step E**3**, the following configuration is obtained: the output signal $s_3$ of the flip-flop **223** and the regulation signal $V_{reg}$ are simultaneously in the high logic state "1", which generates a pulse in the high state on the activation signal $CMD_3$, while maintaining the other activation signals $CMD_1$ and $CMD_2$ in a low logic state. Only the power supply branch $PH_3$ of rank i=3 is conductive and injects a power supply current towards the target load **3**.

**[0078]** The distribution circuit **22** then allows phase-shifted activation signals $CMD_i$ to be generated without prior knowledge of a predetermined value of the targeted phase shift or of the frequency of the regulation signal $V_{reg}$. The number of AND flip-flops and logic cells is equal to the number of power supply branches $PH_i$. The frequency of the regulation signal $V_{reg}$, which synchronizes the chain of flip-flops, is divided by the number of power supply branches N. The switching frequency $f_{CMD}$ of each of the power supply branches $PH_i$ of the converter D**1** is governed by the following relationship: $f_{CMD}=f_{reg}/N$, where $f_{reg}$ is the frequency of the regulation signal $V_{reg}$ and N is the number of power supply branches $PH_i$.

**[0079]** The control circuit **2** further comprises means for generating signals supplementing the activation signals

$CMD_i$ for controlling the second switches $Q_{i2}$.Said means cover inverter circuits, for example.

**[0080]** FIG. **6** illustrates a multi-phase electrical circuit D**1** according to a second embodiment of the invention. In the second embodiment, the control circuit **2** further comprises a protection circuit **23** inserted between the voltage regulation circuit **21** and the distribution circuit **22**. The protection circuit **23** receives the regulation signal $V_{reg}$ from the voltage regulation circuit **21** and generates a master signal $V_{CMD}$ towards the distribution circuit **22**. The master signal $V_{CMD}$ acts as a clock signal for the daisy-chained D flip-flops instead of the regulation signal $V_{reg}$ compared with the first embodiment. The protection circuit **23** is configured to limit, to a predetermined threshold $T_{ON,max}$, the duration for setting the regulation signal $V_{reg}$ to a high or low state. The protection circuit **23** allows the conduction time of a power supply branch $PH_i$ to be limited. Controlling the maximum conduction time $T_{ON,max}$ allows a controlled and temporary imbalance to be caused in the current flowing through the power supply branches of the converter during a transient edge of the current. This imbalance generally should be avoided, but it has been shown to improve the response time of the converter if it is allowed for a controlled duration.

**[0081]** By way of an example, in order to implement the protection circuit **23**, a D flip-flop can be used that is employed in SET/RESET mode, as illustrated in FIG. **7***a*. The SET signal sets the master signal $V_{CMD}$ to a high state and the RESET signal returns it to a low state. In the event of a conflict, the RESET signal prevails. FIG. **7***b* illustrates the RESET signal generation circuit in the protection circuit **23**. The master signal $V_{CMD}$ is injected at the input of a circuit $T_{on\_gen}$ allowing the maximum activation time to be set to $T_{ON,max}$. The circuit $T_{on\_gen}$ comprises an RC filter formed by a resistor $R_{23}$ and a capacitor $C_{23}$, at the terminals of which the voltage of the master signal $V_{CMD}$ is applied. The circuit $T_{on\_gen}$ further comprises a diode $D_{23}$, the anode of which is connected to the common node between the resistor $R_{23}$ and the capacitor $C_{23}$. The cathode of the diode $D_{23}$ is connected to the other pole of the resistor $R_{23}$. The output signal of the circuit $T_{on\_gen}$ is picked up on the common node between the resistor $R_{23}$ and the capacitor $C_{23}$ and it is propagated to a first input of an AND logic cell. The second input of the AND logic cell receives the supplementary regulation signal $V_{reg}$ (supplied by the negative output of the comparator COMP, for example). The RESET signal is generated by the memory cell towards the D flip-flop of the protection circuit **23**.

**[0082]** FIG. **7***c* illustrates the SET signal generation circuit in the protection circuit **23**. This involves an AND cell receiving the already generated RESET signal on one input and the regulation signal $V_{reg}$ on the other input.

**[0083]** Preferably, according to the second embodiment described in FIG. **6**, the control circuit **2** further comprises a dead time circuit **24** inserted between the distribution circuit **22** and the power cell **1**. The dead time circuit **24** is configured to generate, for each power supply branch, a first $CMD_i$ activation signal and a second $CMD_{barre,i}$ supplementary activation signal. Each transition edge of the second activation signal $CMD_{barre,i}$ is temporally shifted relative to the first activation signal. This avoids cross-conduction issues between the first switch $Q_{i1}$ and the second switch $Q_{i2}$ in a power supply branch $PH_i$.

**[0084]** The implementation of the dead time circuit **24** is independent of the implementation of the protection circuit **23** in the control circuit **2** according to the invention. According to a third embodiment, the control circuit **2** comprises the voltage regulation circuit **21**, a protection circuit **23** and the distribution circuit **22** as described above. According to a fourth embodiment, the control circuit **2** comprises the voltage regulation circuit **21**, the distribution circuit **22** and the dead time circuit **24** as described above.

**[0085]** The invention is compatible with several types of multi-phase circuit, notably power converters such as DC/DC, AC/AC, AC/DC, DC/AC, as well as switched-mode power supplies (SMPS). This solution would be beneficial for any multi-phase, multi-level or hybrid converter using non-linear control. In addition, the inverters for converting direct current to alternating current (DC-AC) in solar, wind and energy storage systems could also benefit from the generation of controls according to the invention.

**1**. A multi-phase electrical circuit configured to generate an output current ($I_{out}$) or an output voltage ($V_{out}$) for powering a target load, said multi-phase electrical circuit comprising:

a power cell comprising:

an input node for supplying an input voltage ($V_{in}$);

an electrical ground;

an output node for supplying said output voltage ($V_{out}$);

N power supply branches ($PH_1$, $PH_N$), which converge towards the output node, with N being a natural number greater than 1, each power supply branch ($PH_1$, $PH_N$) comprising:

a central node separated from the input node by at least one first switch ($Q_{11}$, $Q_{N1}$) and from the electrical ground by at least one second switch ($Q_{12}$, $Q_{N2}$);

a control circuit comprising:

a voltage regulation circuit configured to generate an alternating binary regulation signal ($V_{reg}$) based on the combination of the output voltage ($V_{out}$) with an alternating noise voltage ($V_{noise}$), with said noise voltage ($V_{noise}$) being generated by the voltage regulation circuit based on:

the electrical potential of the central node of a selected power supply branch ($PH_1$, $PH_N$); or

based on the input voltage ($V_{in}$);

a distribution circuit configured to generate, for each power supply branch, at least one dedicated activation signal ($CMD_1$, $CMD_2$, $CMD_3$) based on the regulation signal ($V_{reg}$), with the plurality of activation signals being phase-shifted relative to each other according to a phase shift that varies over time.

**2**. The multi-phase electrical circuit according to claim **1**, wherein the voltage regulation circuit comprises a comparator for comparing an intermediate signal ($V_{int}$) with a predetermined reference voltage, with said intermediate signal ($V_{int}$) having a DC component corresponding to the output voltage ($V_{out}$) and an AC component corresponding to the noise voltage ($V_{noise}$).

**3**. The multi-phase electrical circuit according to claim **1**, wherein the voltage regulation circuit comprises a divider bridge comprising a pair of resistors (R**4**, R**6**) separated by a third switch ($Q_1$) and configured to generate a fraction of the input voltage ($V_{in}$) when the third switch is on, with the third switch ($Q_1$) being controlled by the regulation signal ($V_{reg}$).

**4**. The multi-phase electrical circuit according to claim **1**, wherein the voltage regulation circuit comprises N diodes ($D_1$, $D_2$, $D_3$), such that each diode ($D_1$, $D_2$, $D_3$) has an anode

connected to the central node of a power supply branch associated with said diode and such that the cathodes of the diodes are connected to a common node separated from the electrical ground (GND) by a fourth switch ($Q_2$) controlled by the regulation signal ($V_{reg}$).

**5**. The multi-phase electrical circuit according to claim **1**, wherein the distribution circuit comprises a chain of N D-type flip-flops all synchronized according to the regulation signal ($V_{reg}$) and mounted such that: the output of a flip-flop of rank I=1 to N−1 is connected to the input of the next flip-flop of rank I+1.

**6**. The multi-phase electrical circuit according to claim **5**, wherein the distribution circuit further comprises an OR-type logic cell having a first input connected to the output of the flip-flop of rank N, a second input receiving an initialization signal (Init**1**) and an output connected to the input of the flip-flop of rank I=1.

**7**. The multi-phase electrical circuit according to claim **5**, wherein the distribution circuit further comprises N AND-type logic cells, with each AND-type cell having a first input receiving the output of an associated D-type flip-flop and a second input receiving the regulation signal ($V_{reg}$) and an output for supplying the activation signal ($CMD_1$, $CMD_2$, $CMD_3$) to an associated power supply branch.

**8**. The multi-phase electrical circuit according to claim **1**, wherein the control circuit further comprises a protection circuit inserted between the voltage regulation circuit and the distribution circuit and configured to limit, to a predetermined threshold, the duration for setting the regulation signal ($V_{reg}$) to a high or low state.

**9**. The multi-phase electrical circuit according to claim **1**, wherein the control circuit further comprises a dead time circuit inserted between the distribution circuit and the power cell and configured to generate, for each power supply branch, a first ($CMD_1$, $CMD_2$, $CMD_3$) and a second ($CMDN_1$, $CMDN_2$, $CMDN_3$) supplementary activation signal, with each transition edge of the second activation signal being temporally shifted relative to the first activation signal.

**10**. The multi-phase electrical circuit according to claim **1**, wherein each power supply branch ($PH_1$, $PH_N$) comprises an associated elementary inductor ($L_1$, $L_N$) mounted between the central node and the output node, with each power supply branch ($PH_1$, $PH_N$) being configured to generate an elementary current ($I_1$, $I_N$) through the associated elementary inductor.

* * * * *