# US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

Inventor(s)

12393247

August 19, 2025

Matsushita; Tsubasa

# Multi-node system and power supply control method

#### **Abstract**

In the event of a partial outage, a multi-node system is enabled to start processing easily and appropriately. The multi-node system includes multiple nodes each including at least one controller, the controller including a processor, a power supply control microcomputer, a memory, and a nonvolatile memory. The processor detects whether or not any one of the nodes is inactive due to a power outage. The processor determines whether or not operation of the multi-node system can be continued, on the basis of operational status of the nodes. Upon determination that the operation of the multi-node system cannot be continued, the processor saves necessary data held in the memory into the nonvolatile memory. The power supply control microcomputer restarts the processor. When the node in the power outage has recovered therefrom following the restart, the multi-node system is caused to start processing.

Inventors: Matsushita; Tsubasa (Tokyo, JP)

**Applicant: Hitachi, Ltd.** (Tokyo, JP)

Family ID: 1000008765365

Assignee: Hitachi Vantara, Ltd. (Yokohama, JP)

Appl. No.: 18/462829

Filed: September 07, 2023

### **Prior Publication Data**

**Document Identifier**US 20240219986 A1

Publication Date
Jul. 04, 2024

# **Foreign Application Priority Data**

JP 2022-212295 Dec. 28, 2022

### **Publication Classification**

Int. Cl.: **G06F11/30** (20060101); **G06F1/30** (20060101); **G06F1/3225** (20190101)

U.S. Cl.:

CPC **G06F1/305** (20130101); **G06F1/3225** (20130101); G06F1/30 (20130101)

### **Field of Classification Search**

**CPC:** G06F (1/305); G06F (1/3225); G06F (1/30)

**USPC:** 713/340

### **References Cited**

#### U.S. PATENT DOCUMENTS

Patent No.	<b>Issued Date</b>	<b>Patentee Name</b>	U.S. Cl.	CPC
4677311	12/1986	Morita	307/64	H02J 9/061
7254742	12/2006	Hayashi	714/24	G06F 1/3221
9104397	12/2014	Kuroda	N/A	G06F 11/1441
2006/0190747	12/2005	Fukumori	713/300	G11B 19/08
2011/0051276	12/2010	Fukuyama	N/A	G06F 1/3203
2011/0208998	12/2010	Hosaka	714/14	G06F 11/1441
2012/0159210	12/2011	Hosaka	713/320	G06F 1/3268
2012/0221801	12/2011	Okawa	711/154	G06F 1/3212
2016/0004452	12/2015	Hayes	710/308	G06F 3/0619
2016/0259571	12/2015	Kumasawa	N/A	G06F 3/0619
2016/0259695	12/2015	Hosaka	N/A	G06F 12/0868
2017/0344313	12/2016	Hayasaka	N/A	G06F 3/08
2019/0332312	12/2018	Hayashi	N/A	G06F 3/0688
2020/0178337	12/2019	Hanley	N/A	H04W 40/244
2021/0271428	12/2020	Su	N/A	G06F 3/0688
FORFIGN DATE	NT DOCUMENTS			

#### FOREIGN PATENT DOCUMENTS

Patent No.	<b>Application Date</b>	Country	CPC
2006-235673	12/2005	JP	N/A

*Primary Examiner:* Derose; Volvick

Attorney, Agent or Firm: Foley & Lardner LLP

## **Background/Summary**

#### BACKGROUND OF THE INVENTION

- 1. Field of the Invention
- (1) The present invention relates to a power supply control technology for use with a multi-node system having multiple nodes each including at least one controller.

- 2. Description of the Related Art
- (2) There is known, for example, a multi-node configuration system (multi-node system) that permits a small start to meet requirements of a customer and that readily offers performance improvement when expanded with nodes.
- (3) In the multi-node system, a node is required to start up automatically upon recovery from a power outage and to return to the state immediately before the power outage, i.e., to a state where input/output (I/O) processing can be performed.
- (4) In view of this, each of the nodes of the multi-node system is configured to have a function of automatically turning on power upon recovery from a power outage (known as the Auto-PSON function). In a case where all nodes of the multi-node system are subjected to a power interruption due to a power outage and then restore power, this configuration allows all nodes to start up to reach the state in which I/O processing can be performed.
- (5) In the related art, Japanese Patent Laid-open No. 2006-235673, for example, discloses a technology for use with a disk array apparatus in a multiplexed configuration with a power supply part and a disk storage controller (called DKC). In a case where one of clusters involved stops due to a power outage, the technology allows another cluster to recognize that the one cluster is inactive because of the power outage and to perform processing to restart the inactive cluster.

#### SUMMARY OF THE INVENTION

- (6) In a multi-node system having power boundaries between nodes, there is a possibility of a partial outage taking place internally. For example, where some of the nodes manage control information necessary for the I/O processing of the multi-node system and where a partial outage occurs and deactivates a node, the still-active nodes (remaining nodes) detect inactivity of the other node and perform a blocking process to block themselves.
- (7) In such a case, when power is restored from the partial outage, the inactive node is turned on and started but the remaining nodes stay blocked. As a result, the multi-node system cannot return to the state before the partial outage where the I/O processing can be performed.
- (8) In this case, for example, work by maintenance personnel is needed to restart the remaining nodes. There is a fear that it may take an extended period of time for the multi-node system to resume the I/O processing.
- (9) The present invention has been made in view of the above circumstances and proposes providing a technology which, in the event of a partial outage of a multi-node system, allows the multi-node system to resume processing easily and appropriately.
- (10) In achieving the foregoing and other objects of the present invention and according to one aspect thereof, there is provided a multi-node system having a plurality of nodes each including at least one controller, the controller including a processor, a power supply control device configured to control supply of power to the controller, a volatile memory, and a nonvolatile memory. The processor detects whether or not any one of the nodes is inactive due to a power outage, determines whether or not operation of the multi-node system can be continued, on the basis of operational status of the nodes, and, upon determination that the operation of the multi-node system cannot be continued, saves necessary data held in the volatile memory into the nonvolatile memory. The power supply control device restarts the processor, and, when the node in the power outage has recovered therefrom following the restart, the multi-node system is caused to start processing. (11) In the event of a partial outage of the multi-node system, the present invention thus allows the system to start its processing easily and appropriately.

# **Description**

#### BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. **1** is an overall configuration diagram of a multi-node system embodying the present

invention;

- (2) FIG. **2** is a detailed configuration diagram of the multi-node system embodying the present invention:
- (3) FIG. **3** is a structure chart of an operational status monitoring table related to the embodiment; and
- (4) FIG. **4** is a flowchart of power supply control processing related to the embodiment. DESCRIPTION OF THE PREFERRED EMBODIMENT
- (5) A preferred embodiment of the present invention is described below with reference to the accompanying drawings. It is to be noted that the embodiment to be explained below is not limitative of the present invention as claimed by the appended claims and that not all constituents or their combinations explained in conjunction with the embodiment are indispensable as means for solving the above-mentioned problems.
- (6) In the description that follows, information may be explained using an expression "AAA table." However, information may be expressed using any other data structure. That is, the expression "AAA table" may be rephrased as "AAA information" so as to indicate that the information is not dependent on any specific data structure.
- (7) FIG. **1** is an overall configuration diagram of a multi-node system **1** embodying the present invention.
- (8) The multi-node system **1** has multiple nodes **10** operating in cooperation with each other to perform I/O processing on the data being managed. In this embodiment, some of the multiple nodes **10** store control information necessary for the I/O processing to be carried out by the nodes **10**. The multi-node system **1** includes the multiple nodes **10** and a node-to-node connection hub **2** that permits inter-node communication between the nodes **10**. The node-to-node connection hub **2** and the nodes **10** are interconnected via communication lines (e.g., Peripheral Component Interconnect-Express (PCIe) lines). In this embodiment, the node-to-node connection hub **2** is connected with each controller **20** of each node **10** via at least one communication line.
- (9) The node **10** is, for example, a storage apparatus that manages data. As such, the node **10** includes at least one controller (CTL) **20**, at least one storage device **30**, and at least one power supply part (PS) **40**.
- (10) The controller **20** controls the I/O processing on the data in the storage device **30** initiated from an external apparatus, not depicted. For example, the storage device **30** may be a hard disk or a flash memory that stores diverse kinds of data. The power supply part **40** converts commercial alternating current (AC) to direct current (DC) in order to power the components in the node **10**.
- (11) A detailed configuration of the multi-node system  ${\bf 1}$  is explained below.
- (12) FIG. **2** is a detailed configuration diagram of the multi-node system **1** embodying the present invention. In FIG. **2**, some of the components of the system are not depicted.
- (13) Each node **10** in the multi-node system **1** includes two controllers **20** and two power supply parts **40**. In this embodiment, each of the power supply parts **40** is configured to supply power to the two controllers **20**.
- (14) Each controller **20** includes a central processing unit (CPU) **21** as a typical processor, a memory **22**, a nonvolatile memory **23**, and a power supply control microcomputer **25** as a typical power supply control device.
- (15) The CPU **21** performs various processes in accordance with programs held in the memory **22**.
- (16) The memory **22** is, for example, a volatile memory such as a dynamic random access memory (DRAM). The memory **22** stores the programs to be executed by the CPU **21**, the data necessary for processing by the CPU **21**, and the data to be written to and read from the storage device **30**. The memory **22** also holds an operational status monitoring table **50**.
- (17) The nonvolatile memory **23** is, for example, a memory such as a flash memory that retains data without being supplied with power.
- (18) The power supply control microcomputer 25 controls the supply of power to the components

such as the CPU **21**, the memory **22**, and the nonvolatile memory **23** inside the controller **20**. Upon detecting the occurrence of a power outage, the power supply control microcomputer **25** causes the CPU **21** and other components to be supplied with power from a battery, not depicted, and orders execution of power outage processing such as a process of saving data. When the power outage processing is terminated, the power supply control microcomputer **25** stops the supply of power to the CPU **21** and other components. Later, when the power is restored, the power supply control microcomputer **25** starts the supply of power to the CPU **21** and other components. In this embodiment, upon receipt of a request for power outage operations from the CPU **21**, the power supply control microcomputer **25** carries out processes similar to those in the case where the occurrence of a power outage is detected.

- (19) The operational status monitoring table **50** is explained below.
- (20) FIG. **3** is a structure chart of the operational status monitoring table **50** related to the embodiment.
- (21) The operational status monitoring table **50** manages operational status of each node and holds an entry for each node. Each entry in the operational status monitoring table **50** includes a node number **51** and operational status **52**. The node number **51** holds information identifying the node **10** (i.e., node number). The operational status **52** holds an operating condition of the node **10** corresponding to the entry. The operating conditions include "active," which means that the node is in operation, and "inactive," which means that the node is not in operation, for example.
- (22) The processing operations of the multi-node system **1** are explained below.
- (23) FIG. **4** is a flowchart of power supply control processing related to the embodiment. The power supply control processing is carried out by each controller **20** in each node **10**, for example. The processing is performed when the CPU **21** of the controller **20** detects a disconnection of a path between the own node and the controller **20** of another node **10** connected via the node-to-node connection hub **2**.
- (24) Based on the disconnected path, the CPU **21** determines whether or not a power interruption has occurred in the node **10** connected with this path due to a power outage therein (partial outage). Upon determination that a power interruption has occurred in the node **10**, the CPU **21** updates the operational status of the corresponding node in the operational status monitoring table **50** to "inactive" (S**11**). Here, the occurrence of a power outage in the node **10** may be determined, for example, by determining whether or not all paths between all controllers **20** in the same node **10** are disconnected (communication impossible).
- (25) The CPU **21** then determines (**S12**) whether or not the operation of the processing (I/O processing in this embodiment) by the multi-node system **1** can be continued (i.e., whether or not the system operation can be continued). For example, in a case where a predetermined number of (e.g., two) nodes are inactive in the multi-node system **1**, it is determined that the system operation cannot be continued. As another example, where all nodes **10** managing the control information necessary for execution of the processing by the multi-node system **1** are inactive, it is determined that the system operation cannot be continued. As a further example, where the performance of the processing by the multi-node system **1** is found to be lower than a predetermined performance level, it is determined that the system operation cannot be continued.
- (26) In the case where it is determined that the system operation can be continued (S12: Yes), the CPU 21 performs a process of treating as blocked the controller 20 with which the path is detected to be disconnected (S13; other-controller blocking process). The CPU 21 then terminates the processing.
- (27) On the other hand, in the case where it is determined that the system operation cannot be continued (S12: No), the CPU 21 requests the power supply control microcomputer 25 to perform the power outage operations (S14).
- (28) Upon detecting the request for the power outage operations (S31), the power supply control microcomputer 25 transmits a power outage occurrence notification to the CPU 21 (S32).

- (29) Upon receipt of the power outage occurrence notification from the power supply control microcomputer **25**, the CPU **21** starts the power outage processing (S**15**). The CPU **21** starts to store into the nonvolatile memory **23** (S**16**) the necessary information held in the memory **22** or in an internal volatile memory (e.g., cached data and the control information necessary for the I/O processing of the multi-node system **1**). Upon completing the storage of the necessary information (S**17**), the CPU **21** transmits to the power supply control microcomputer **25** a request to turn off power to the controller **20** (S**18**).
- (30) Upon receipt of the request to turn off power (S33), the power supply control microcomputer **25** turns off the supply of power to the controller **20** (S34). This is the state in which the power supply control microcomputer **25** detects the supply of AC power.
- (31) In this case, meanwhile, the supply of AC power to the node **10** is being continued. Upon detecting the AC power supply (S**35**), the power supply control microcomputer **25** turns on the supply of power to (i.e., restarts) the components in the node **10** (S**36**).
- (32) With the power supply turned on by the power supply control microcomputer **25**, the supply of power to the CPU **21** is turned on (S**19**). The CPU **21** waits for the other nodes in the multi-node system **1** to be turned on (S**20**). In this case, all active nodes other than the node in which the partial outage has occurred (i.e., remaining nodes) wait for the node in the partial outage to recover therefrom and be turned on.
- (33) Later, with the node **10** in the partial outage having recovered therefrom, the CPU **21** performs processes such as a process of making settings for allowing the multi-node system **1** to perform the I/O processing and a process of inspection (S**21**). The CPU **21** then starts to restore the data held in the nonvolatile memory **23** into its initially stored regions (S**22**). With the restoration of the data completed (S**23**), the node **10** enters a state (called the ready state) in which it can perform the I/O processing in the multi-node system **1** (S**24**). The CPU **21** then gives a predetermined apparatus (e.g., management apparatus, not depicted, in the node **10**) an instruction to output a recovery message indicating automatic recovery from the partial outage (S**25**). This allows the recovery message to be displayed in a manner enabling an administrator of the multi-node system **1** to recognize the indication.
- (34) When the node **10** recovers from the partial outage, the multi-node system **1** described above allows the node **10** to reach automatically the state in which the I/O processing can be performed, without intervention of maintenance personnel.
- (35) The present invention is not limited to the preferred embodiment discussed above and may be implemented in diverse variations so far as they are within the scope of this invention.
- (36) For example, in the above-described embodiment, each controller **20** in each node **10**, i.e., each of all the controllers **20**, is configured to perform the power supply control processing. However, this is not limitative of the present invention. Alternatively, at least one controller **20** alone may be configured to execute the power supply control processing.

### **Claims**

1. A multi-node system comprising: a plurality of nodes each including at least one controller, the controller including a processor, a power supply control device configured to control supply of power to the controller, a volatile memory, and a nonvolatile memory, wherein the processor detects whether or not any one of the nodes is inactive due to a power outage, the processor determines whether or not operation of the multi-node system can be continued, based on comparing a performance of processing by the multi-node system to a predetermined performance level, upon determination that the operation of the multi-node system cannot be continued, the processor saves necessary data held in the volatile memory into the nonvolatile memory, the power supply control device restarts the processor, and, when the node in the power outage has recovered therefrom following the restart, the multi-node system is caused to start processing.

- 2. The multi-node system according to claim 1, wherein the controller of some of the plurality of nodes stores control information necessary for continuing the operation of the multi-node system.
- 3. The multi-node system according to claim 2, wherein, when all nodes that store the control information are inactive, the processor determines that the operation of the multi-node system cannot be continued.
- 4. The multi-node system according to claim 1, wherein each of the nodes has a plurality of communicable paths, and, when all the paths of any one of the nodes become non-communicable, the processor detects that the node is inactive due to the power outage.
- 5. The multi-node system according to claim 1, wherein, after the multi-node system is caused to start processing, the processor causes outputting of a message indicating automatic recovery from a partial outage.
- 6. A power supply control method for use with a multi-node system having a plurality of nodes each including at least one controller, the controller including a processor, a power supply control device configured to control supply of power to the controller, a volatile memory, and a nonvolatile memory, the power supply control method comprising: causing the processor to detect whether or not any one of the nodes is inactive due to a power outage; causing the processor to determine whether or not operation of the multi-node system can be continued, based on comparing a performance of processing by the multi-node system to a predetermined performance level; upon determination that the operation of the multi-node system cannot be continued, causing the processor to save necessary data held in the volatile memory into the nonvolatile memory; causing the power supply control device to restart the processor; and, when the node in the power outage has recovered therefrom following the restart, causing the multi-node system to start processing.