# US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

August 12, 2025

Inventor(s)

Kim; Jin Young et al.

# Semiconductor device with redistribution layers formed utilizing dummy substrates

#### Abstract

A semiconductor device with redistribution layers formed utilizing dummy substrates is disclosed and may include forming a first redistribution layer on a first dummy substrate, forming a second redistribution layer on a second dummy substrate, electrically connecting a semiconductor die to the first redistribution layer, electrically connecting the first redistribution layer to the second redistribution layer, and removing the dummy substrates. The first redistribution layer may be electrically connected to the second redistribution layer utilizing a conductive pillar. An encapsulant material may be formed between the first and second redistribution layers. Side portions of one of the first and second redistribution layers may be covered with encapsulant. A surface of the semiconductor die may be in contact with the second redistribution layer. The dummy substrates may be in panel form. One of the dummy substrates may be in panel form and the other in unit form.

Inventors: Kim; Jin Young (Seoul, KR), Chung; Ji Young (Gyeonggi-do, KR), Park; Doo

Hyun (Gyeonggi-do, KR), Lee; Choon Heung (Seoul, KR)

**Applicant: Amkor Technology Singapore Holding Pte. Ltd.** (Singapore, SG)

**Family ID: 53755478** 

Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD. (Singapore, SG)

Appl. No.: 18/117539

Filed: March 06, 2023

## **Prior Publication Data**

**Document Identifier**US 20230207502 A1

Publication Date
Jun. 29, 2023

# **Foreign Application Priority Data**

# **Related U.S. Application Data**

continuation parent-doc US 16921522 20200706 US 11600582 child-doc US 18117539 continuation parent-doc US 14449654 20140801 US 10707181 20200707 child-doc US 16921522

# **Publication Classification**

Int. Cl.: H01L23/00 (20060101); H01L21/56 (20060101); H01L21/683 (20060101); H01L23/31 (20060101); H01L23/538 (20060101); H01L25/10 (20060101); H01L21/48 (20060101)

#### U.S. Cl.:

CPC H01L24/02 (20130101); H01L21/563 (20130101); H01L21/568 (20130101); H01L21/6835 (20130101); H01L23/3142 (20130101); H01L23/5385 (20130101); **H01L23/5389** (20130101); **H01L25/105** (20130101); H01L21/4857 (20130101); H01L23/3128 (20130101); H01L23/5387 (20130101); H01L24/16 (20130101); H01L24/32 (20130101); H01L24/73 (20130101); H01L24/81 (20130101): H01L2221/68345 (20130101); H01L2221/68372 (20130101); H01L2224/023 (20130101); H01L2224/02319 (20130101); H01L2224/02371 (20130101); H01L2224/02373 (20130101); H01L2224/0401 (20130101); H01L2224/13124 (20130101); H01L2224/13147 (20130101); H01L2224/1316 (20130101); H01L2224/16225 (20130101); H01L2224/32225 (20130101); H01L2224/73204 (20130101); H01L2224/81001 (20130101); H01L2224/81192 (20130101); H01L2224/92125 (20130101); H01L2225/1035 (20130101); H01L2225/1058 (20130101); H01L2924/15311 (20130101); H01L2924/181 (20130101); H01L2224/13147 (20130101); H01L2924/00014 (20130101); H01L2224/13124 (20130101); H01L2924/00014 (20130101); H01L2224/1316 (20130101); H01L2924/00014 (20130101); H01L2924/181 (20130101); H01L2924/00012 (20130101); H01L2224/73204 (20130101); H01L2224/16225 (20130101); H01L2224/32225 (20130101); H01L2924/00 (20130101); H01L2924/15311 (20130101); H01L2224/73204 (20130101); H01L2224/16225 (20130101); H01L2224/32225

# **Field of Classification Search**

(20130101); H01L2924/00 (20130101)

**CPC:** H01L (21/56); H01L (21/563); H01L (21/568); H01L (23/28); H01L (23/31-3128); H01L (23/5385); H01L (24/16); H01L (24/18-25); H01L (24/32)

### **References Cited**

#### **U.S. PATENT DOCUMENTS**

0,00,11112111 2 0 0 011121110							
Patent No.	<b>Issued Date</b>	<b>Patentee Name</b>	U.S. Cl.	CPC			
2003/0017647	12/2002	Kwon et al.	N/A	N/A			
2005/0184399	12/2004	Damberg et al.	N/A	N/A			
2006/0141764	12/2005	Oi et al.	N/A	N/A			
2007/0018313	12/2006	Gomyo et al.	N/A	N/A			

2007/0040281	12/2006	Nakayama et al.	N/A	N/A
2007/0290310	12/2006	Kusano et al.	N/A	N/A
2008/0036058	12/2007	Cheng	N/A	N/A
2009/0140415	12/2008	Furuta	N/A	N/A
2009/0284947	12/2008	Beddingfield et al.	N/A	N/A
2010/0120199	12/2009	Lim et al.	N/A	N/A
2010/0123251	12/2009	Chow et al.	N/A	N/A
2010/0140779	12/2009	Lin et al.	N/A	N/A
2010/0295091	12/2009	Strzegowski et al.	N/A	N/A
2010/0330742	12/2009	Sugiyama	438/107	H01L 25/16
2011/0049695	12/2010	Shin et al.	N/A	N/A
2011/0115081	12/2010	Osumi	N/A	N/A
2011/0254155	12/2010	Lin et al.	N/A	N/A
2012/0012985	12/2011	Shen et al.	N/A	N/A
2012/0077312	12/2011	Lee et al.	N/A	N/A
2012/0080787	12/2011	Shah et al.	N/A	N/A
2012/0139068	12/2011	Stacey	N/A	N/A
2013/0270682	12/2012	Hu et al.	N/A	N/A
2014/0061888	12/2013	Lin et al.	N/A	N/A
2014/0124949	12/2013	Paek et al.	N/A	N/A
2014/0210101	12/2013	Lin et al.	N/A	N/A
2014/0264840	12/2013	Lin	257/737	H01L 25/105
2015/0069623	12/2014	Tsai et al.	N/A	N/A
2015/0102484	12/2014	Chen	257/737	H01L 23/49833
2015/0145142	12/2014	Lin et al.	N/A	N/A
2016/0056087	12/2015	Wu et al.	N/A	N/A

Primary Examiner: Bodnar; John A

Attorney, Agent or Firm: McAndrews, Held & Malloy, Ltd.

# **Background/Summary**

CROSS-REFERENCE TO RELATED APPLICATIONS (1) The present application is a continuation of U.S. application Ser. No. 16/921,522, filed Jul. 6, 2020, which is a continuation of U.S. application Ser. No. 14/449,654, filed Aug. 1, 2014 and makes reference to, claims priority to, and claims the benefit of Korean Patent Application No. 10-2014-0013332, filed on Feb. 5, 2014, the contents of which are hereby incorporated herein by reference, in their entirety.

#### **FIELD**

(1) Certain embodiments of the disclosure relate to semiconductor chip packaging. More specifically, certain embodiments of the disclosure relate to a semiconductor device with redistribution layers formed utilizing dummy substrates.

#### BACKGROUND

(2) In general, a semiconductor package includes a semiconductor die, a plurality of leads electrically connected to the semiconductor die and an encapsulant encapsulating the semiconductor die and the leads. In general, a POP (Package On Package) refers to a technique for vertically stacking packages incorporating at least one semiconductor die. Since the packages are individually tested and only tested packages may be stacked, the POP is advantageous in view of

assembling yield.

- (3) However, in the conventional POP, since a relatively thick printed circuit board (PCB) is typically used as a substrate and a solder ball having a relatively large diameter is used as an internal conductor, the overall thickness of the POP is approximately 1 mm or greater. In addition, a circuit pattern formed on the substrate has a width of approximately  $10 \mu m$  or greater.
- (4) The PCB includes a variety of organic materials, and the coefficient of the thermal expansion of the organic material may be significantly different from that of an inorganic material, such as the semiconductor die or an encapsulant, and as such a considerably severe warping phenomenon may occur to the completed POP.
- (5) Additionally, in order to fabricate a POP, the costly PCB must be purchased, increasing the manufacturing cost of the POP.
- (6) Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with the present disclosure as set forth in the remainder of the present application with reference to the drawings. BRIEF SUMMARY
- (7) A semiconductor device with redistribution layers formed utilizing dummy substrates, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- (8) Various advantages, aspects and novel features of the present disclosure, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.

# **Description**

#### BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

- (1) FIGS. **1**A-**1**N are cross-sectional views illustrating a manufacturing method of a semiconductor device, in accordance with an example embodiment of the present disclosure.
- (2) FIG. **2** is a cross-sectional view of a semiconductor device with encapsulant, in accordance with an example embodiment of the disclosure.
- (3) FIG. **3** is a cross-sectional view illustrating a semiconductor device with encapsulant and solder ball contacts, in accordance with an example embodiment of the present disclosure.
- (4) FIG. **4** is a cross-sectional view illustrating a semiconductor device with single pillars for connecting redistribution layers, in accordance with an example embodiment of the present disclosure.
- (5) FIG. **5** is a cross-sectional view illustrating a semiconductor device with a flip-chip bonded die, in accordance with an example embodiment of the present disclosure.
- (6) FIG. **6** is a cross-sectional view illustrating a semiconductor device with a semiconductor die in contact with a first redistribution layer and electrically coupled to a second redistribution layer, in accordance with another example embodiment of the present disclosure.
- (7) FIGS. 7A-7C are diagrams illustrating a manufacturing method of a semiconductor device utilizing different sizes of dummy substrates, in accordance with an example embodiment of the present disclosure.
- (8) FIG. **8** is a cross-sectional view illustrating stacked semiconductor devices, in accordance with an example embodiment of the present disclosure.
- (9) FIG. **9** is a cross-sectional view illustrating a semiconductor device with a formed cavity, in accordance with an example embodiment of the present disclosure.
- (10) FIGS. **10**A-**10**C are diagrams illustrating a manufacturing method of a semiconductor device utilizing panels and individual units, in accordance with an example embodiment of the present disclosure.

#### **DETAILED DESCRIPTION**

- (11) Certain aspects of the disclosure may be found in a semiconductor device with redistribution layers formed utilizing dummy substrates. Example aspects of the disclosure may comprise forming a first redistribution layer on a first dummy substrate, forming a second redistribution layer on a second dummy substrate, electrically connecting a semiconductor die to the first redistribution layer, electrically connecting the first redistribution layer to the second redistribution layer, and removing the first and second dummy substrates. The first redistribution layer may be electrically connected to the second redistribution layer utilizing a conductive pillar. An encapsulant material may be formed between the first redistribution layer and the second redistribution layer. Side portions of one of the first and second redistribution layers may be covered with encapsulant. A surface of the semiconductor die may be in contact with the second redistribution layer. The first and second dummy substrates may be in panel form, or one of the first and second dummy substrates may be in panel form and the other may be in unit form. A third redistribution layer may be bonded to one of the first and second redistribution layers after removing the first and second dummy substrates. An encapsulant material may be formed near side edges of the first and second redistribution layers but not in contact with the semiconductor die. A back surface of the first and second redistribution layers may be exposed by removing the first and second dummy substrates. A solder ball may be formed on an exposed back surface of the first and second redistribution layers. The first and second dummy substrates may be removed utilizing grinding and/or etching processes. The semiconductor die may be flip-chip bonded to the first redistribution layer. (12) Various aspects of the present disclosure may be embodied in many different forms and should not be construed as being limited to the example embodiments set forth herein. Rather, these example embodiments of the disclosure are provided so that this disclosure will be thorough and complete and will fully convey various aspects of the disclosure to those skilled in the art. (13) In the drawings, the thickness of layers and regions are exaggerated for clarity. Here, like reference numerals refer to like elements throughout. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
- (14) In addition, the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, numbers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, numbers, steps, operations, elements, components, and/or groups thereof.
- (15) It will be understood that, although the terms first, second, etc. may be used herein to describe various members, elements, regions, layers and/or sections, these members, elements, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one member, element, region, layer and/or section from another. Thus, for example, a first member, a first element, a first region, a first layer and/or a first section discussed below could be termed a second member, a second element, a second region, a second layer and/or a second section without departing from the teachings of the present disclosure.
- (16) As illustrated in FIG. **1**A, a first dummy substrate **110**A having a substantially planar top surface and a substantially planar bottom surface is prepared. The first dummy substrate **110**A may include, for example, silicon, low-grade silicon, glass, silicon carbide, sapphire, quartz, ceramic, metal oxide, a metal, or equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (17) A method for forming the first redistribution layer **110** on the first dummy substrate **110**A will now be described. The method of forming the first redistribution layer **110** is substantially the same as a method of forming the second redistribution layer **120** on the second dummy substrate **120**A. (18) As illustrated in FIG. **1B**, first, a first dielectric layer **111** may be deposited on the first dummy

- substrate **110**A by chemical vapor deposition (CVD), and first openings **111***a* may be formed by a photolithography process and/or a laser process. A top surface of the first dummy substrate **110**A may be directly exposed to the outside by the first openings **111***a*.
- (19) Here, the first dielectric layer **111** may include silicon oxide, silicon nitride and/or equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (20) As illustrated in FIG. **1**C, first redistributions **112** may be formed in the first openings **111***a* and the first dielectric layer **111**. Accordingly, the first redistributions **112** may make direct contact with the first dummy substrate **110**A through the first openings **111***a*. The first redistributions **112** may be formed by an electroless plating process for a seed layer based on gold, silver, nickel, titanium and/or tungsten, an electroplating process using copper, or a photolithography process using photoresist, but aspects of the present disclosure are not limited thereto.
- (21) In addition, the first redistributions **112** may include, for example, not only copper but also a copper alloy, aluminum, an aluminum alloy, iron, an iron alloy or equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (22) As illustrated in FIG. **1**D, the process of forming the first dielectric layer **111** and the process of forming the first redistributions **112** may be repeated multiple times, thereby completing the first redistribution layer **110** having a multi-layered structure. For example, the first redistribution layer **110** includes a dielectric layer and redistributions. However, unlike in a conventional printed circuit board (PCB) (e.g., a rigid PCB or a flexible PCB), an organic core layer or an organic build-up layer might not be utilized in the first redistribution layer **110**. Therefore, the first redistribution layer **110** may be relatively thin. For example, the first redistribution layer **110** may be formed to a thickness of 10  $\mu$ m or less. By contrast, a conventional PCB may generally be formed to a thickness in the range of 200  $\mu$ m to 300  $\mu$ m.
- (23) As described above, since the first redistribution layer **110** may be formed by a fabrication (FAB) process, the first redistributions **112** may be formed with a width, thickness and/or pitch in a range of 20 nm to 1000 nm. Therefore, the present disclosure may provide considerably fine first redistributions **112**, thereby accommodating highly integrated semiconductor dies. By contrast, redistributions of conventional PCBs have been generally formed with a width, thickness and/or pitch in a range of 20  $\mu$ m to 30  $\mu$ m.
- (24) Here, openings **111***b* may be formed on the first dielectric layer **111** on the topmost portion of the first redistribution layer **110**, and some regions of the first redistributions **112** may be directly exposed to the outside. A first conductive pad **113** and a conductive pillar **114** to later be described may be formed on the directly exposed first redistributions **112**.
- (25) As illustrated in FIG. **1**E, the first conductive pad **113** may be formed in the first redistribution **112** to allow a semiconductor die **130** to later be described to be electrically connected thereto. In addition, a first conductive pillar **114** may be formed in the second redistribution layer **120** to be electrically connected thereto. Here, the first conductive pad **113** and the first conductive pillar **114** may include, for example, copper, a copper alloy, aluminum, an aluminum alloy, iron, an iron alloy or equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (26) In addition, since the first conductive pad **113** and the first conductive pillar **114** may also be formed by a general plating process or photolithography process, they may be formed with a width of approximately 50  $\mu$ m. Therefore, the first conductive pad **113** and the first conductive pillar **114** may be formed to be considerably fine, compared to the conventional art. For example, the conventional solder ball formed on the first redistribution layer may be formed to have a diameter of approximately 200  $\mu$ m or greater.
- (27) Meanwhile, a first solder cap **113***a* may be additionally formed at a top end of the first conductive pad **113** to allow the semiconductor die **130** to be easily connected. In addition, another solder cap **114***a* may be additionally formed at a top end of the first conductive pillar **114** to allow the second redistribution layer **120** to be easily connected.
- (28) In addition, since the first conductive pillar 114 may be electrically connected to the second

- redistribution layer **120** that is relatively far from the first conductive pillar **114**, it may be formed to a height greater than that of the first conductive pad **113**.
- (29) As illustrated in FIGS. **1**F and **1**G, the semiconductor die **130** may be electrically connected to the first redistribution layer **110**. For example, a bonding pad, a copper pillar or a bump **131** of the semiconductor die **130** may be electrically connected to the first redistribution layer **110**. In addition, the semiconductor die **130** may be connected to the first redistribution layer **110** in a flipchip type.
- (30) The connection of the semiconductor die **130** may be achieved by, for example, one of a general thermal compression process, a mass reflow process or equivalents thereof, but aspects of the present disclosure are not limited thereto. Here, the semiconductor die **130** may have a thickness in a range of approximately 50  $\mu$ m to approximately 70  $\mu$ m, but aspects of the present disclosure are not limited thereto.
- (31) Here, a height of the first conductive pillar **114** may be greater or smaller than that of the semiconductor die **130**.
- (32) As illustrated in FIG. **1**H, an underfill **140** may be injected into a space between the semiconductor die **130** and the first redistribution layer **110**, followed by curing.
- (33) The semiconductor die **130** may be more stably fixed on the first redistribution layer **110** by the underfill **140**. Even if there is a difference in the coefficient of thermal expansion between the semiconductor die **130** and the first redistribution layer, the semiconductor die **130** and the first redistribution layer **110** are not electrically disconnected from each other.
- (34) In some cases, if a dimension of an encapsulant **150** (described below) is smaller than a gap between the semiconductor die **130** and the first redistribution layer **110**, the encapsulant **150** may directly fill the gap between the semiconductor die **130** and the first redistribution layer **110**. Accordingly, the underfill **140** might not be provided.
- (35) As illustrated in FIGS. 1I and 1J, the second redistribution layer 120 may be formed on the second dummy substrate 120A and the second redistribution layer 120 may be electrically connected to the first redistribution layer 110.
- (36) Here, the method for forming the second redistribution layer **120** may be the same as the method for forming the first redistribution layer **110**. In an example embodiment, the method for forming the second redistribution layer **120** includes forming a second dielectric layer **121** having second openings on the second dummy substrate **120**A, forming a plurality of second redistributions **122** on the second dielectric layer **121**, and forming a second conductive pillar **124** to electrically connect the first redistribution layer **110** to the second redistributions **122**. Here, a second solder cap **124***a* may be formed at a bottom end of the second conductive pillar **124**. In addition, if the semiconductor die is electrically connected to the second redistribution layer **120**, a second conductive pad (not shown) may also be formed.
- (37) Electrical connection of the first redistribution layer **110** and the second redistribution layer **120**, that is, electrical connection of the first conductive pillar **114** and the second conductive pillar **124** may be achieved by, for example, one of a general thermal compression process, a mass reflow process or equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (38) As illustrated in FIG. **1**K, the encapsulant **150** may be injected between the first redistribution layer **110** and the second redistribution layer **120**, followed by curing, thereby encapsulating the semiconductor die **130** and the first and second conductive pillars **114** and **124**. Therefore, the semiconductor die **130** and the first and second conductive pillars **114** and **124** may be safely protected from external surroundings. The encapsulant **150** may make close contact with the first redistribution layer **110** and the second redistribution layer **120** and may be injected into a space between the semiconductor die **130** and the second redistribution layer **120**. Here, a top surface of the semiconductor die **130** may be spaced a predetermined distance apart from a bottom surface of the second redistribution layer **120**.
- (39) After the first redistribution layer 110 and the second redistribution layer 120 are electrically

- connected, the encapsulation may be achieved by a transfer molding process, a compression molding process, an injection molding process and equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (40) In addition, the encapsulant **150** may generally include, for example, epoxy, a film, a paste and equivalents thereof, but aspects of the present disclosure are not limited thereto.
- (41) Further, the encapsulant **150** may be in the form of a film or a paste to then be attached, coated or applied to the first redistribution layer **110** and the second redistribution layer **120**, followed by electrically connecting the first redistribution layer **110** and the second redistribution layer **120**. During this process, the encapsulant **150** of the first redistribution layer **110** and the encapsulant **150** of the second redistribution layer **120** may be bonded to each other to make one encapsulant **150**.
- (42) In such a manner, the first and second redistribution layers **110** and **120**, the semiconductor die **130** and the first and second conductive pillars **114** and **124** might not be separated from each other but may be mechanically integrated by the encapsulant **150**.
- (43) In addition, a flexible epoxy resin may be used as the encapsulant **150**, for example. The flexible epoxy resin may retain flexibility even after curing, thereby achieving a flexible semiconductor device. For example, even if the flexible semiconductor device is bent with a predetermined curvature, it might not be damaged by the encapsulant **150**, that is, the flexible epoxy resin, and might not experience functional deterioration.
- (44) The flexible semiconductor device may be applied to wearable devices of a variety of types, for example, a glass mounting type, a bracelet type, an arm band type, a pendent type, a wrist mounting type, or the like.
- (45) As illustrated in FIG. **1**L, the first dummy substrate **110**A may be removed from the first redistribution layer **110**. In detail, the first dummy substrate **110**A may be removed by grinding using the second dummy substrate **120**A as a wafer support system, followed by performing a dry etching process and/or a wet etching process, thereby completely removing the first dummy substrate **110**A.
- (46) In such a manner, some regions of the first redistributions **112** of the first redistribution layer **110** may be exposed to the outside (e.g., a lower portion) through the first dielectric layer **111**. In more detail, a seed layer (gold, silver, nickel, titanium, and/or tungsten) may be directly exposed to the outside through the first dielectric layer **111**. Gold and/or silver may be directly exposed to the outside through the first dielectric layer **111** to facilitate a connection with a solder ball or another semiconductor device in a subsequent process.
- (47) As illustrated in FIG. **1**M, a solder ball **160** may be connected to the first redistribution **112** exposed to the outside through the first dielectric layer **111**. For example, a volatile flux may be coated on a predetermined region of the first redistribution **112** exposed to the outside through the first dielectric layer **111**, and the solder ball **160** may be positioned on the flux, following by the supply of a temperature of approximately 150° C. to approximately 250° C. to make the flux volatilize to connect the solder ball **160** to be connected to a region of the first redistribution **112**. Thereafter, the solder ball **160** may be completely mechanically/electrically connected to the first redistribution **112** through a cooling process.
- (48) As illustrated in FIG. **1**N, the second dummy substrate **120**A may be removed from the second redistribution layer **120**. In detail, the second dummy substrate **120**A may be removed by a predetermined thickness by grinding using a separate wafer support system, followed by performing a dry etching process and/or a wet etching process, thereby completely removing the second dummy substrate **120**A.
- (49) In such a manner, some regions of the second redistributions **122** and the second redistribution layer **120** may be exposed to the outside (e.g., an upper portion) through the second dielectric layer **121**.
- (50) Here, a seed layer (gold, silver, nickel, titanium, and/or tungsten) may be directly exposed to

- the outside through the second dielectric layer **121**. Gold and/or silver may be directly exposed to the outside through the second dielectric layer **121** to facilitate a connection with a solder ball or another semiconductor device in a subsequent process.
- (51) Meanwhile, in a case where the first dummy substrate **110**A and the second dummy substrate **120**A are provided in forms of panels, after the removing of the first and second dummy substrates **110**A and **120**A, a sawing process may be performed. In the sawing process, the first and second redistribution layers **110** and **120** and the encapsulant **150** may be vertically sawn using a sawing tool. As a result of the sawing, side surfaces of the first and second redistribution layers **110** and **120** and the encapsulant **150** may be coplanar. In this case, the horizontal lengths of the first and second redistribution layers **110** and **120** may be equal to each other.
- (52) In such a manner, a so-called double-sided electrode package having electrode terminals formed on top and bottoms surfaces is completed. Therefore, another semiconductor device, package or component may be mounted on the completed semiconductor device **100**.
- (53) Meanwhile, as described above, according to various aspects of the present disclosure, since a PCB is not used, unlike in the conventional art, the semiconductor device 100 that is slim and having good electrical properties and a suppressed warp phenomenon may be provided. For example, the semiconductor device 100 having a thickness of approximately 100 µm to approximately 200 µm by using a redistribution layer having a thickness of approximately 10 µm or less is provided. In addition, the semiconductor device 100 having good electrical properties (with a reduced loss in the power) is provided by using redistributions having a width, thickness and/or pitch in a range of 20 nm to 30 nm. Further, since a dielectric layer included in the redistribution layer may be made of an inorganic material, the semiconductor device 100 having a coefficient of thermal expansion similar to that of the semiconductor die 130 or the encapsulant 150 while suppressing a warp phenomenon, may be provided.
- (54) Further, according to various aspects of the present disclosure, since the redistribution layer may be formed using existing deposition equipment, plating equipment or photolithography equipment without purchasing a conventional expensive PCB, the semiconductor device **100** may be manufactured at a low cost.
- (55) FIG. **2** is a cross-sectional view of a semiconductor device with encapsulant, in accordance with an example embodiment of the disclosure.
- (56) As illustrated in FIG. **2**, in the semiconductor device **200** according to another embodiment of the present disclosure, a horizontal length of the second redistribution layer **120** is smaller than that of the first redistribution layer **110**, and side portions of the second redistribution layer **120** may be surrounded by the encapsulant **150**. Here, a top surface of the second redistribution layer **120** and a top surface of the encapsulant **150** may be coplanar.
- (57) With this configuration, a binding force between the second redistribution layer **120** and the encapsulant **150** may be further increased. The configuration of the semiconductor device **200** may result from a corresponding difference in the manufacturing methods described herein.
- (58) FIG. **3** is a cross-sectional view illustrating a semiconductor device with encapsulant and solder ball contacts, in accordance with an example embodiment of the present disclosure.
- (59) As illustrated in FIG. **3**, in the semiconductor device **300** according to another embodiment of the present disclosure, a length of a first redistribution layer **110** may be smaller than that of a second redistribution layer **120**, and side portions of the first redistribution layer **110** may be surrounded by an encapsulant **150**. Here, a bottom surface of the second redistribution layer **110** and a bottom surface of the encapsulant **150** may be coplanar.
- (60) With this configuration, a binding force between the first redistribution layer **110** and the encapsulant **150** may be further increased. The configuration of the semiconductor device **300** may result from a difference in the manufacturing methods described herein.
- (61) FIG. **4** is a cross-sectional view illustrating a semiconductor device with single pillars for connecting redistribution layers, in accordance with an example embodiment of the present

disclosure.

- (62) As illustrated in FIG. **4**, in the semiconductor device **400** according to another embodiment of the present disclosure, a semiconductor die **130** may be brought into direct contact with the second redistribution layer **120**. For example, since a top surface of the semiconductor die **130** may make direct contact with a bottom surface of the second redistribution layer **120**, there might be no encapsulant existing between the top surface of the semiconductor die **130** and the bottom surface of the second redistribution layer **120**.
- (63) Accordingly, a distance between the first redistribution layer **110** and the second redistribution layer **120** may be reduced. Thus, a conductive pillar **114** might be formed only on the first redistribution layer **110** or the second redistribution layer **120**. For example, the first redistribution layer **110** and the second redistribution layer **120** may be electrically connected to each other through the single conductive pillar **114**. A solder cap **114***a* may be formed at an end of the conductive pillar **114**.
- (64) As described above, there might be no encapsulant existing in a space or gap between the semiconductor die **130** and the second redistribution layer **120**, thereby enabling the semiconductor device **400** to have a further reduced thickness.
- (65) FIG. **5** is a cross-sectional view illustrating a semiconductor device with a flip-chip bonded die, in accordance with an example embodiment of the present disclosure.
- (66) As illustrated in FIG. **5**, in the semiconductor device **500** according to another embodiment of the present disclosure, a semiconductor die **130** may be electrically connected to a second redistribution layer **120**, instead of a first redistribution layer **110**. For example, the semiconductor die **130** may be electrically connected to the second redistribution layer **120** in a flip-chip type configuration. Here, an underfill **140** may be injected into a space between the semiconductor die **130** and the second redistribution layer **120**, thereby further increasing a mechanical binding force between the semiconductor die **130** and the second redistribution layer **120**. In addition, a conductive pad **123** to be connected to a bump **131** of the semiconductor die **130** may be formed in the second redistribution layer **120**, and a solder cap **123** may be formed between the conductive pad **123** and the bump **131**.
- (67) FIG. **6** is a cross-sectional view illustrating a semiconductor device with a semiconductor die in contact with a first redistribution layer and electrically coupled to a second redistribution layer, in accordance with an another example embodiment of the present disclosure.
- (68) As illustrated in FIG. **6**, in the semiconductor device **600** according to another embodiment of the present disclosure, a semiconductor die **130** may be brought into direct contact with the first redistribution layer **110**. For example, since a bottom surface of the semiconductor die **130** makes direct contact with a top surface of the first redistribution layer **110** in this example, there might be no encapsulant existing between the bottom surface of the semiconductor die **130** and the top surface of the first redistribution layer **110**.
- (69) In addition, a distance between the first redistribution layer **110** and the second redistribution layer **120** may be reduced. Thus, a conductive pillar **124** might be formed only on the first redistribution layer **110** or the second redistribution layer **120**. For example, the first redistribution layer **110** and the second redistribution layer **120** may be electrically connected to each other through the single conductive pillar **124**. A solder cap **124***a* may be formed at an end of the conductive pillar **124**.
- (70) As described above, there might be no encapsulant existing in a space or gap between the semiconductor die **130** and the first redistribution layer **110**, thereby enabling the semiconductor device **600** to have a further reduced thickness.
- (71) FIGS. **7***a***-7***c* are diagrams illustrating a manufacturing method of a semiconductor device utilizing different sizes of dummy substrates, in accordance with an example an embodiment of the present disclosure.
- (72) As illustrated in FIG. 7A, first and second dummy substrates 110A and 110B may be provided

in forms of panels. For example, the lengths of the first and second dummy substrates **110**A and **110**B may be equal to each other, and a plurality of semiconductor devices **100** may be manufactured between the first and second dummy substrates **110**A and **110**B. The semiconductor device **100** shown in FIG. **1**N may be manufactured by the panel-shaped first and second dummy substrates **110**A and **110**B, followed by sawing, thereby making the first and second redistribution layers **110** and **120** and side surfaces of the encapsulant **150** coplanar.

- (73) Here, the panel has a substantially rectangular shape and may be provided in a strip from which a plurality of semiconductor devices may be manufactured.
- (74) As illustrated in FIG. 7B, a first dummy substrate **110**A may be provided in the form of a panel and second dummy substrates **120**A may also be provided. For example, the second dummy substrates **120**A in forms of multiple units each having a relatively small length may be positioned on the first dummy substrate **110**A in the form of a panel having a relatively large length. Therefore, the plurality of semiconductor devices **200** may be manufactured between the paneltype first dummy substrate **110**A and the unit-type second dummy substrates **120**A. The semiconductor device **200** shown in FIG. **2** may, for example, be manufactured by the panel-type first dummy substrate **110**A and the unit-type second dummy substrates **120**A, followed by sawing, thereby allowing the encapsulant **150** to cover side surfaces of the second redistribution layer **120**. Here, side surfaces of the encapsulant **150** and the first redistribution layer **110** may be coplanar. (75) As illustrated in FIG. 7C, the second dummy substrates **120**A may be provided in forms of panels and the first dummy substrate **110**A may be provided in form of a unit. For example, multiple first dummy substrates **110**A in forms of multiple units each having a relatively small length may be positioned under a panel-type second dummy substrate **120**A in the form of a panel having a relatively large length. Therefore, a plurality of semiconductor devices **300** may be formed between the panel-type second dummy substrate **120**A and the unit-type first dummy substrates **110**A. The semiconductor devices **300** shown in FIG. **3** may, for example, be manufactured by the panel-type second dummy substrate **120**A and the unit-type first dummy substrates **110**A, followed by sawing, thereby allowing the encapsulant **150** to cover side surfaces of the first redistribution layer **110**. Here, side surfaces of the encapsulant **150** and the second redistribution layer **120** may be coplanar.
- (76) Although not shown, the first and second dummy substrates **110**A and **1108** may also be provided in forms of units. Semiconductor devices may be manufactured between the unit-type first and second dummy substrates **110**A and **110**B, followed by sawing, thereby allowing the encapsulant **150** to surround side surfaces of the first and second redistribution layers **110** and **120**. (77) FIG. **8** is a cross-sectional view illustrating stacked semiconductor devices, in accordance with an example embodiment of the present disclosure.
- (78) As illustrated in FIG. **8**, according to the embodiment of the present disclosure, a plurality of semiconductor devices **100** may be prepared, and the plurality of semiconductor devices **100** may be vertically stacked to attain a single POP semiconductor device **800**.
- (79) In an exemplary embodiment, an overlying second semiconductor device **100** may be electrically connected to an underlying first semiconductor device **100**. In detail, a solder ball **160** of the second semiconductor device **100** may be electrically connected to a second redistribution layer **120** of the first semiconductor device **100**.
- (80) In such a manner, according to the present disclosure, the plurality of semiconductor devices **100** may be easily stacked, thereby providing the POP semiconductor device **800**, which may be applied to a highly functional smart phone, mobile phone or computer.
- (81) FIG. **9** is a cross-sectional view illustrating a semiconductor device (**900**) with a formed cavity, in accordance with an example embodiment of the present disclosure.
- (82) As illustrated in FIG. **9**, in the semiconductor device **900** according to another embodiment of the present disclosure, an encapsulant **950** may be formed only between a first redistribution layer **110** and a second redistribution layer **120**, which are at exterior areas of conductive pillars **114** and

- 124. For example, the encapsulant 950 may be formed only at the exterior areas without surrounding the semiconductor die 130 and conductive pillars 114 and 124, thereby allowing the semiconductor die 130 and conductive pillars 114 and 124 to be positioned in an empty space 960 between the first redistribution layer 110 and the second redistribution layer 120. The space 960 may be filled with nitrogen or inert gas (Argon) to suppress the semiconductor die 130 and the conductive pillars 114 and 124 from being oxidized. Further, in some cases, the encapsulant 950 might not be provided or a throughhole (not shown) may be formed in the encapsulant 950, so that externally applied physical variations, such as sonic waves, pressure, etc., may be transmitted to the semiconductor die 130.
- (83) In such a manner, the semiconductor device **900** according to the embodiment of the present disclosure may accommodate the semiconductor die **130** or semiconductor packages, such as MEMS (micro-electromechanical systems), allowing the semiconductor device **900** to be applied in a wider variety of application fields.
- (84) FIGS. **10**A-**10**C are diagrams illustrating a manufacturing method of a semiconductor device utilizing panels and individual units, in accordance with an example embodiment of the present disclosure.
- (85) As illustrated in FIG. 10A, first and second dummy substrates 210A and 210B may be provided in forms of substantially round wafers. For example, round areas of the first and second dummy substrates 210A and 210B may be equal to each other, and a plurality of semiconductor devices 100 may be manufactured between the first and second dummy substrates 210A and 210B. The semiconductor device 100 shown in FIG. 1N may be manufactured by the wafer-type first and second dummy substrates 210A and 210B, followed by sawing, thereby making side surfaces of the first and second redistribution layers 110 and 120 and the encapsulant 150 coplanar.
- wafer and the second dummy substrates **210**B may be provided in the form of units. The second dummy substrates **210**B in forms of multiple units each having a relatively small area may be positioned on the first dummy substrate **210**A in the form of a wafer having a relatively large area. Therefore, the plurality of semiconductor devices **200** may be manufactured between the wafer-type first dummy substrate **210**A and the unit-type second dummy substrates **210**B. The semiconductor device **200** shown in FIG. **2** may be manufactured by the wafer-type first dummy substrate **210**A and the unit-type second dummy substrates **210**B, followed by sawing, thereby allowing the encapsulant **150** to cover side surfaces of the second redistribution layer **120**. Here,

(86) As illustrated in FIG. **10**B, the first dummy substrate **210**A may be provided in the form of a

(87) As illustrated in FIG. **10**C, the second dummy substrate **210**B may be provided in form of a wafer and the first dummy substrates **210**A may be provided in form of units. The first dummy substrates **210**A in forms of multiple units each having a relatively small area may be positioned under the second dummy substrate **2108** in the form of a wafer having a relatively large area. Therefore, a plurality of semiconductor devices **300** may be manufactured between the wafer-type second dummy substrate **210**B and the unit-type first dummy substrates **210**A. The semiconductor devices **300** shown in FIG. **3** may be manufactured by the wafer-type second dummy substrate

side surfaces of the encapsulant **150** and the first redistribution layer **110** may be coplanar.

- **2108** and the unit-type first dummy substrates **210**A, followed by sawing, thereby allowing the encapsulant **150** to surround side surfaces of the first redistribution layer **110**. Here, side surfaces of the encapsulant **150** and the second redistribution layer **120** may be coplanar. (88) This disclosure provides example embodiments supporting the present disclosure. The scope
- of the present disclosure is not limited by these example embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process, may be implemented by one skilled in the art in view of this disclosure.
- (89) In an example embodiment of the disclosure a semiconductor device with plated pillars and leads is disclosed and may comprise forming a first redistribution layer on a first dummy substrate,

forming a second redistribution layer on a second dummy substrate, electrically connecting a semiconductor die to the first redistribution layer, electrically connecting the first redistribution layer to the second redistribution layer, and removing the first and second dummy substrates. The first redistribution layer may be electrically connected to the second redistribution layer utilizing a conductive pillar.

- (90) An encapsulant material may be formed between the first redistribution layer and the second redistribution layer. Side portions of one of the first and second redistribution layers may be covered with encapsulant. A surface of the semiconductor die may be in contact with the second redistribution layer. The first and second dummy substrates may be in panel form or one of the first and second dummy substrates may be in panel form and the other may be in unit form. A third redistribution layer may be bonded to one of the first and second redistribution layers after removing the first and second dummy substrates.
- (91) An encapsulant material may be formed near side edges of the first and second redistribution layers but not in contact with the semiconductor die. A back surface of the first and second redistribution layers may be exposed by removing the first and second dummy substrates. A solder ball may be formed on an exposed back surface of the first and second redistribution layers. The first and second dummy substrates may be removed utilizing grinding and/or etching processes. The semiconductor die may be flip-chip bonded to the first redistribution layer.
- (92) While various aspects of the present disclosure have been described with reference to certain supporting embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.

# **Claims**

- 1. A semiconductor device, comprising: an upper redistribution structure comprising an upper redistribution structure top side, and upper redistribution structure lateral sides between the upper redistribution structure top side and the upper redistribution structure bottom side; a lower redistribution structure comprising a lower redistribution structure top side; a conductive interconnect structure coupling the upper redistribution structure to the lower redistribution structure; an encapsulant material between the lower redistribution structure top side and the upper redistribution structure bottom side; and a semiconductor die comprising a die top side, a die bottom side, and die lateral sides between the die top side and the die bottom side, wherein the die bottom side is coupled to the lower redistribution structure top side and the die top side is coupled to the upper redistribution structure bottom side; wherein the encapsulant material contacts and encapsulates at least the die lateral sides; wherein the encapsulant material laterally surrounds the upper redistribution structure lateral sides; and wherein none of the encapsulant material exists between the die top side and the upper redistribution structure bottom side.
- 2. The semiconductor device of claim 1, comprising connection structures on the die bottom side of the semiconductor die that couple the semiconductor die to a conductive layer of the lower redistribution structure.
- 3. The semiconductor device of claim 2, comprising an underfill between the die bottom side and the lower redistribution structure top side.
- 4. The semiconductor device of claim 2, comprising external conductive interconnection structures along a lower redistribution structure bottom side.
- 5. The semiconductor device of claim 1, comprising a dielectric material along the die top side,

wherein the dielectric material is different than the encapsulant material.

- 6. The semiconductor device of claim 5, wherein a dielectric layer of the upper redistribution structure bottom side provides the dielectric material along the die top side.
- 7. The semiconductor device of claim 5, comprising conductive interconnection structures along the upper redistribution structure top side.
- 8. The semiconductor device of claim 1, wherein the encapsulant material is along a periphery of the upper redistribution structure bottom side.
- 9. The semiconductor device of claim 1, wherein the encapsulant material contacts the lower redistribution structure top side and the upper redistribution structure bottom side.
- 10. The semiconductor device of claim 1, wherein the encapsulant material extends between the die bottom side and the lower redistribution structure top side.
- 11. A semiconductor device, comprising: an upper redistribution structure comprising an upper redistribution structure bottom side; a lower redistribution structure comprising a pillar upper end coupled to the upper redistribution structure bottom side, a pillar lower end coupled to the lower redistribution structure top side, and a pillar lateral side between the pillar upper end and the pillar lower end; a semiconductor die between the lower redistribution structure top side and the upper redistribution structure bottom side; connection structures on a die top side of the semiconductor die that couple the semiconductor die to a conductive layer of the upper redistribution structure; a non-conductive material between the lower redistribution structure top side and the upper redistribution structure bottom side; and external conductive interconnection structures along a lower redistribution structure bottom side; and wherein the non-conductive material laterally surrounds the semiconductor die and encapsulates the pillar lateral side.
- 12. The semiconductor device of claim 11, comprising an underfill between the die top side and the upper redistribution structure bottom side.
- 13. The semiconductor device of claim 11, wherein the non-conductive material contacts the lower redistribution structure top side and the upper redistribution structure bottom side.
- 14. The semiconductor device of claim 11, comprising a dielectric material along a die bottom side of the semiconductor die, wherein the dielectric material is different than the non-conductive material.
- 15. The semiconductor device of claim 14, wherein a dielectric layer of the lower redistribution structure bottom side provides the dielectric material along the die bottom side.
- 16. The semiconductor device of claim 11, wherein the non-conductive material is along a periphery of the upper redistribution structure bottom side.
- 17. The semiconductor device of claim 11, wherein the non-conductive material extends between a die bottom side of the semiconductor die and the lower redistribution structure top side.
- 18. A method of forming a semiconductor device, comprising: providing an upper redistribution structure comprising an upper redistribution structure top side, an upper redistribution structure bottom side, and upper redistribution structure lateral sides between the upper redistribution structure top side and the upper redistribution structure bottom side; providing a lower redistribution structure comprising a lower redistribution structure top side; providing a conductive interconnect structure coupling the upper redistribution structure to the lower redistribution structure; providing a semiconductor die comprising a die top side, a die bottom side, and die lateral sides between the die top side and the die bottom side, wherein the die bottom side is coupled to the lower redistribution structure top side and the die top side is coupled to the upper redistribution structure bottom side; and providing an encapsulant material between the lower redistribution structure top side and the upper redistribution structure bottom side, wherein the encapsulant material contacts and encapsulates at least the die lateral sides, wherein the encapsulant material laterally surrounds the upper redistribution structure lateral sides, and wherein none of the encapsulant material exists between the die top side and the upper redistribution structure bottom

side.

19. The method of claim 18, comprising: coupling connection structures on a die bottom side of the semiconductor die to a conductive layer of the lower redistribution structure; providing an underfill between the die bottom side and the lower redistribution structure top side; and providing external conductive interconnection structures along a lower redistribution structure bottom side.

20. The method of claim 18, comprising: coupling connection structures on a die top side of the semiconductor die to a conductive layer of the upper redistribution structure; providing an underfill between the die top side and the upper redistribution structure bottom side; and providing external conductive interconnection structures along the upper redistribution structure top side.