# US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

August 19, 2025

Inventor(s)

Lee; Meng-Tsan et al.

## Device and method for UBM/RDL routing

#### Abstract

An under bump metallurgy (UBM) and redistribution layer (RDL) routing structure includes an RDL formed over a die. The RDL comprises a first conductive portion and a second conductive portion. The first conductive portion and the second conductive portion are at a same level in the RDL. The first conductive portion of the RDL is separated from the second conductive portion of the RDL by insulating material of the RDL. A UBM layer is formed over the RDL. The UBM layer includes a conductive UBM trace and a conductive UBM pad. The UBM trace electrically couples the first conductive portion of the RDL to the second conductive portion of the RDL. The UBM pad is electrically coupled to the second conductive portion of the RDL. A conductive connector is formed over and electrically coupled to the UBM pad.

Inventors: Lee; Meng-Tsan (Hsinchu, TW), Wu; Wei-Cheng (Hsinchu, TW), Lin; Tsung-Shu

(New Taipei, TW)

**Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.** (Hsinchu, TW)

Family ID: 1000008763843

Assignee: Taiwan Semiconductor Manufacturing Company, Ltd. (Hsin-Chu, TW)

Appl. No.: 17/153304

Filed: January 20, 2021

## **Prior Publication Data**

**Document Identifier**US 20210143131 A1
Publication Date
May. 13, 2021

## **Related U.S. Application Data**

continuation parent-doc US 16562990 20190906 PENDING child-doc US 17153304 division parent-doc US 15157312 20160517 PENDING child-doc US 16562990

### **Publication Classification**

Int. Cl.: H01L25/065 (20230101); H01L21/56 (20060101); H01L21/78 (20060101); H01L23/00 (20060101); H01L23/31 (20060101); H01L23/48 (20060101); H01L23/498 (20060101); H01L23/538 (20060101); H01L25/00 (20060101); H01L25/10 (20060101)

U.S. Cl.:

```
CPC
        H01L25/0657 (20130101); H01L21/565 (20130101); H01L21/78 (20130101);
        H01L23/3121 (20130101); H01L23/481 (20130101); H01L23/49811 (20130101);
        H01L23/5389 (20130101); H01L24/03 (20130101); H01L24/11 (20130101);
        H01L24/13 (20130101); H01L24/19 (20130101); H01L24/20 (20130101); H01L25/105
        (20130101); H01L25/50 (20130101); H01L24/29 (20130101); H01L24/32 (20130101);
        H01L24/48 (20130101); H01L24/73 (20130101); H01L24/92 (20130101);
        H01L2224/0231 (20130101); H01L2224/0237 (20130101); H01L2224/0401 (20130101);
        H01L2224/04105 (20130101); H01L2224/05024 (20130101); H01L2224/12105
        (20130101); H01L2224/13022 (20130101); H01L2224/13111 (20130101);
        H01L2224/13124 (20130101); H01L2224/13139 (20130101); H01L2224/13144
        (20130101); H01L2224/13147 (20130101); H01L2224/13155 (20130101);
        H01L2224/13164 (20130101); H01L2224/13609 (20130101); H01L2224/13611
        (20130101); H01L2224/13616 (20130101); H01L2224/13639 (20130101);
        H01L2224/13644 (20130101); H01L2224/13655 (20130101); H01L2224/13664
        (20130101); H01L2224/16235 (20130101); H01L2224/2919 (20130101);
        H01L2224/32145 (20130101); H01L2224/32225 (20130101); H01L2224/48091
        (20130101); H01L2224/48106 (20130101); H01L2224/48145 (20130101);
        H01L2224/48227 (20130101); H01L2224/73253 (20130101); H01L2224/73257
        (20130101); H01L2224/73265 (20130101); H01L2224/73267 (20130101);
        H01L2224/92244 (20130101); H01L2224/97 (20130101); H01L2225/0651 (20130101);
        H01L2225/06517 (20130101); H01L2225/06548 (20130101); H01L2225/06568
        (20130101); H01L2225/06572 (20130101); H01L2225/1035 (20130101);
        H01L2225/1058 (20130101); H01L2924/01013 (20130101); H01L2924/01022
        (20130101); H01L2924/01029 (20130101); H01L2924/01074 (20130101);
        H01L2924/10252 (20130101); H01L2924/10253 (20130101); H01L2924/10271
        (20130101); H01L2924/10272 (20130101); H01L2924/10329 (20130101);
        H01L2924/10331 (20130101); H01L2924/10332 (20130101); H01L2924/10333
        (20130101); H01L2924/10335 (20130101); H01L2924/10336 (20130101);
        H01L2924/10337 (20130101); H01L2924/10338 (20130101); H01L2924/10339
        (20130101); H01L2924/10342 (20130101); H01L2924/10351 (20130101); H01L2924/14
        (20130101); H01L2924/1421 (20130101); H01L2924/1431 (20130101); H01L2924/1432
        (20130101); H01L2924/14335 (20130101); H01L2924/1436 (20130101);
        H01L2924/1437 (20130101); H01L2924/1461 (20130101); H01L2924/15311
        (20130101); H01L2224/73265 (20130101); H01L2224/32225 (20130101):
        H01L2224/48227 (20130101); H01L2924/00012 (20130101); H01L2224/73265
        (20130101); H01L2224/32145 (20130101); H01L2224/48227 (20130101);
        H01L2924/00012 (20130101); H01L2224/97 (20130101); H01L2224/83 (20130101);
        H01L2224/48091 (20130101); H01L2924/00014 (20130101); H01L2224/73265
        (20130101); H01L2224/32145 (20130101); H01L2224/48145 (20130101); H01L2924/00
        (20130101); H01L2924/15311 (20130101); H01L2224/73265 (20130101);
        H01L2224/32225 (20130101); H01L2224/48227 (20130101); H01L2924/00 (20130101)
```

# **Field of Classification Search**

**USPC:** None

# **References Cited**

#### **U.S. PATENT DOCUMENTS**

U.S. PATENT DOCUMENTS				
Patent No.	<b>Issued Date</b>	<b>Patentee Name</b>	U.S. Cl.	CPC
6402876	12/2001	McArdle	156/247	H01R 4/04
6958537	12/2004	Eng et al.	N/A	N/A
7901956	12/2010	Kuan	257/E23.021	H01L 24/13
7977783	12/2010	Park	257/E29.325	H01L 24/11
8097490	12/2011	Pagaila	438/618	H01L 23/5386
8106516	12/2011	Lacap	257/772	H01L 23/50
8581418	12/2012	Wu	257/737	H01L 23/3107
8669174	12/2013	Wu	438/108	H01L 24/97
8823180	12/2013	Wang	257/737	H01L 23/3128
8937381	12/2014	Dunlap	257/784	H01L 24/19
8957694	12/2014	Hu et al.	N/A	N/A
9006030	12/2014	Kwon	438/126	H01L 23/3128
9087832	12/2014	Huang	N/A	H01L 23/5389
9263373	12/2015	Hu	N/A	H01L 23/36
9263511	12/2015	Yu	N/A	H01L 24/96
9449953	12/2015	Shih	N/A	H01L 23/5389
9472522	12/2015	Chen	N/A	H01L 24/09
9559081	12/2016	Lai et al.	N/A	N/A
9589900	12/2016	Su et al.	N/A	N/A
9633974	12/2016	Zhai	N/A	H01L 24/96
9640496	12/2016	Chen	N/A	H01L 24/05
9679801	12/2016	Lai	N/A	H01L 25/50
9728498	12/2016	Su	N/A	H01L 23/3157
9781559	12/2016	Kim et al.	N/A	N/A
9786623	12/2016	Lin	N/A	H01L 23/36
9786632	12/2016	Lin	N/A	H01L 25/0652
9799620	12/2016	Huang et al.	N/A	N/A
9824989	12/2016	Shih et al.	N/A	N/A
9825003	12/2016	Oh	N/A	H01L 21/76877
9875973	12/2017	Lin	N/A	H01L 23/49816
9941195	12/2017	Liao	N/A	H01L 24/19
10622386	12/2019	Li	N/A	H01L 23/5386
10665151	12/2019	Zhang	N/A	G02F 1/13452
2003/0077848	12/2002	Ma	438/30	G02F 1/1345
2003/0153173	12/2002	Chuang	257/E23.15	H01L 24/05
2003/0160929	12/2002	Kurasawa	349/149	G02F 1/1345
2003/0180508	12/2002	McArdle	428/195.1	G03F 7/34
2004/0040855	12/2003	Batinovich	205/183	H01L 24/11
2004/0165362	12/2003	Farnworth	361/764	H01L 24/02
2005/0189612	12/2004	Hung	257/E23.149	H01L 21/76807

2006/0226542	12/2005	Chien	257/737	H01L 24/02
2006/0234491	12/2005	Hu	257/E23.021	H01L 24/03
2006/0246706	12/2005	Ke	257/E21.508	H01L 24/11
2006/0252225	12/2005	Gambee	257/E21.309	H01L 21/31133
2007/0182004	12/2006	Rinne	257/734	H01L 24/16
2007/0184643	12/2006	Rinne	438/612	H01L 24/05
2007/0195763	12/2006	Onodera	370/389	H05K 3/361
2007/0275578	12/2006	Yamada	439/79	H05K 3/361
2008/0054461	12/2007	Lang	257/E23.021	H01L 23/3114
2008/0079889	12/2007	Lee	445/24	G02F 1/13452
2008/0265408	12/2007	Kaufmann	257/E23.079	H01L 24/13
2008/0293232	12/2007	Kang	257/737	H05K 3/303
2009/0140441	12/2008	Camacho	257/E23.169	H01L 24/18
2009/0140442	12/2008	Lin	257/E23.141	H01L 21/565
2009/0152715	12/2008	Shim, II	257/737	H01L 21/76802
2009/0166079	12/2008	Hatanaka	205/183	H05K 3/426
2009/0212428	12/2008	Yang	257/738	H01L 23/525
2009/0224391	12/2008	Lin	438/106	H01L 24/18
2009/0224402	12/2008	Do	438/109	H01L 21/6835
2009/0294899	12/2008	Pagaila	257/E29.325	H01L 24/97
2010/0133704	12/2009	Marimuthu	257/E23.116	H01L 23/3128
2010/0171205	12/2009	Chen	257/692	H01L 21/565
2010/0244280	12/2009	Shimizu	438/665	H05K 3/28
2011/0068459	12/2010	Pagaila	257/E23.141	H01L 24/92
2011/0204505	12/2010	Pagaila	438/109	H01L 23/49816
2011/0221054	12/2010	Lin	257/E23.116	H01L 21/4832
2011/0248909	12/2010	Sato	345/107	G02F 1/1676
2012/0018876	12/2011	Wu	257/E21.597	H01L 23/3157
2012/0018882	12/2011	Shim et al.	N/A	N/A
2012/0038053	12/2011	Oh	257/773	H01L 21/561
2012/0273960	12/2011	Park	257/774	H01L 23/49827
2013/0026618	12/2012	Chen	257/737	H01L 23/525
2013/0071636	12/2012	Lee	428/221	B32B 27/285
2013/0075936	12/2012	Lin	438/109	H01L 25/105
2013/0093078	12/2012	Lin	257/737	H01L 24/92
2013/0093097	12/2012	Yu	257/777	H01L 21/565
2013/0249106	12/2012	Lin	257/E23.174	H01L 24/97
2013/0307140	12/2012	Huang	257/737	H01L 23/3128
2013/0335397	12/2012	Kim	345/82	G09G 3/3233
2014/0097532	12/2013	Chiang	438/107	H01L 23/3672
2014/0175663	12/2013	Chen	257/774	H01L 23/49816
2014/0183731	12/2013	Lin	257/738	H01L 24/97
2014/0210080	12/2013	Chang	257/738	H01L 25/50
2014/0252647	12/2013	Huang	257/774	H01L 24/11
2014/0291869	12/2013	Park	428/323	H05K 3/323
2014/0321088	12/2013	Bae	361/767	H05K 1/117
2015/0041987	12/2014	Yew	257/774	H01L 23/562
2015/0069623	12/2014	Tsai et al.	N/A	N/A
2015/0091013	12/2014	Bae	257/72	H01L 27/3276
2015/0103500	12/2014	Bae	228/102	H05K 1/111

2015/0179591	12/2014	Tsai et al.	N/A	N/A
2015/0187743	12/2014	Yu et al.	N/A	N/A
2015/0201492	12/2014	Kim	361/749	H05K 1/028
2015/0208511	12/2014	Ishimatsu	156/229	H01L 24/32
2015/0270232	12/2014	Chen et al.	N/A	N/A
2015/0270247	12/2014	Chen et al.	N/A	N/A
2015/0303158	12/2014	Huang	438/126	H01L 23/49822
2016/0056126	12/2015	Yu	257/737	H01L 25/50
2016/0071816	12/2015	Huang	257/738	H01L 21/6835
2016/0133614	12/2015	Gu	257/773	H01L 24/20
2016/0133686	12/2015	Liao	257/532	H01G 4/306
2016/0163564	12/2015	Yu et al.	N/A	N/A
2016/0165718	12/2015	Oh	361/749	H01L 27/1244
2016/0168428	12/2015	Shinohara	428/206	H05K 3/323
2016/0219706	12/2015	Jo	N/A	H05K 1/118
2016/0260684	12/2015	Zhai	N/A	H01L 25/0652
2016/0270225	12/2015	Shinohara	N/A	H01L 24/29
2016/0276237	12/2015	Lin	N/A	H01L 21/561
2016/0284642	12/2015	Ganesan	N/A	H01L 23/49811
2016/0286649	12/2015	Choi	N/A	H05K 1/147
2016/0300813	12/2015	Zhai	N/A	H01L 23/5389
2016/0322238	12/2015	Chen et al.	N/A	N/A
2016/0322332	12/2015	Kim	N/A	H01L 23/49838
2016/0329272	12/2015	Geissler	N/A	H01L 23/49827
2016/0343694	12/2015	Lin et al.	N/A	N/A
2016/0358889	12/2015	Lai	N/A	H01L 21/768
2017/0053896	12/2016	Yu	N/A	H01L 25/0657
2017/0084556	12/2016	Chen	N/A	H01L 23/3114
2017/0125346	12/2016	Liu	N/A	H01L 21/76895
2017/0162529	12/2016	Shinohara	N/A	H01B 1/22
2017/0271293	12/2016	Heo	N/A	H05K 3/323
2017/0309590	12/2016	Tsukao	N/A	H01L 24/32
2017/0338198	12/2016	Jang	N/A	H01L 24/32
2017/0352636	12/2016	Akutsu	N/A	H01L 24/32
2018/0014405	12/2017	Kim	N/A	H01L 24/32
2018/0174952	12/2017	Kim	N/A	H05K 5/0017
2018/0263116	12/2017	Bae	N/A	H05K 1/118
2018/0277505	12/2017	Hayashi	N/A	C09J 7/10
2018/0288872	12/2017	Yonezawa	N/A	H05K 1/11
2018/0301432	12/2017	Shinohara	N/A	H05K 3/323
2018/0337122	12/2017	Liao	N/A	H01L 23/50
2019/0035763	12/2018	Tsukao	N/A	H01B 1/22
2019/0058028	12/2018	Won	N/A	H01L 27/3276
2019/0138136	12/2018	Nakayama	N/A	G06F 3/0443
2019/0239360	12/2018	Tanaka -	N/A	H05K 3/323
2019/0281699	12/2018	Bae	N/A	H01L 23/49838
2019/0305070	12/2018	Lee	N/A	G02F 1/13458
2019/0324567	12/2018	Hong	N/A	H01L 51/5281
2020/0008304	12/2019	Araki	N/A	C09J 7/20
2020/0050043	12/2019	Choi	N/A	H05K 3/323

2020/0098692	12/2019	Liff	N/A	H01L 23/5386	
FOREIGN PATENT DOCUMENTS					
Patent No.	<b>Application Date</b>	Country	CPC		
104795371	12/2014	CN	N/A		
105321912	12/2015	CN	N/A		
	,_,_,	<b>G</b> 1.			

*Primary Examiner*: Stark; Jarrett J

Attorney, Agent or Firm: Slater Matsil, LLP

# **Background/Summary**

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This application is a continuation of U.S. patent application Ser. No. 16/562,990 filed on Sep. 6, 2019, entitled "Device and Method for UMB/RDL Routing" which is a division of U.S. patent application Ser. No. 15/157,312, filed on May 17, 2016, entitled "Device and Method for UBM/RDL Routing," which applications are hereby incorporated herein by reference in their entirety.

#### **BACKGROUND**

(1) The semiconductor industry has experienced rapid growth due to ongoing improvements in the integration density of a variety of electronic components (e.g., transistors, diodes, resistors, capacitors, etc.). For the most part, improvement in integration density has resulted from iterative reduction of minimum feature size, which allows more components to be integrated into a given area. As the demand for shrinking electronic devices has grown, a need for smaller and more creative packaging techniques of semiconductor dies has emerged. An example of such packaging systems is Package-on-Package (PoP) technology. In a PoP device, a top semiconductor package is stacked on top of a bottom semiconductor package to provide a high level of integration and component density. PoP technology generally enables production of semiconductor devices with enhanced functionalities and small footprints on a printed circuit board (PCB).

### **Description**

#### BRIEF DESCRIPTION OF THE DRAWINGS

- (1) Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
- (2) FIGS. **1** through **15** illustrate cross-sectional views of intermediate steps during a process to form a first package structure, in accordance with some embodiments.
- (3) FIGS. **16***a*, **16***b*, and **16***c* illustrate cross-sectional views of various under bump metallurgy (UBM) and redistribution layer (RDL) routing features of a first package structure, in accordance with some embodiments.
- (4) FIG. **17** illustrates a cross-sectional view of a Package-on-Package (PoP) structure, in accordance with some embodiments.
- (5) FIGS. **18***a* and **18***b* are flowcharts illustrating packaging and UBM/RDL fabrication methods, in accordance with some embodiments.

#### **DETAILED DESCRIPTION**

(6) The following disclosure provides many different embodiments, or examples, for implementing

different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. (7) Further, spatially relative terms, such as "beneath," "below," "lower," "above," "upper" and the like, may be used herein for ease of description to describe one element or feature's relationship to one or more other elements or features as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

- (8) Embodiments described herein may be discussed in a specific context, namely electrical routing for under bump metallurgy (UBM) and redistribution layer (RDL) structures in a packaged device. Representative implementations of package structures may include, e.g., a fan-out package. Representatively disclosed embodiments herein are applicable to any package structure, including one or more integrated circuit dies. Other embodiments contemplate other applications, such as different package types and/or different configurations that would be readily apparent to a person of ordinary skill in the art upon reading this disclosure. It should be noted that embodiments discussed herein may not necessarily illustrate every component or feature that may be present in a particular structure. For example, various components may be omitted from a figure, such as when discussion of one or more other components may be sufficient to describe a particular embodiment. (9) UBM/RDL routing designs of representative embodiments improve reliability considerations relating to, e.g., electromigration, susceptibility to drop damage, and thermal cycling integrity. Accordingly, an improved UBM/RDL routing structure is desirable to provide robust and reliable device package structures.
- (10) FIGS. **1** through **15** illustrate cross-sectional views of intermediate steps during a process to form a first package structure in accordance with representative embodiments. FIG. **1** illustrates a carrier substrate **100** and a release layer **110** formed on the carrier substrate **100**. A first package region **800***a* and a second package region **800***b*, for the formation of a first package and a second package, respectively, are illustrated.
- (11) Carrier substrate **100** may be a glass carrier substrate, a ceramic carrier substrate, or the like. Carrier substrate **100** may be a wafer; such that multiple packages can be formed on carrier substrate **100** substantially simultaneously. Release layer **110** may be formed of a polymer-based material, which may be removed along with carrier substrate **100** from overlying structures formed in subsequent steps. In some embodiments, release layer **110** may comprise an epoxy-based, thermal-release material, which loses adhesion when heated, such as a Light-to-Heat-Conversion (LTHC) release coating. In other embodiments, release layer **110** may comprise an ultra-violet (UV) glue, which loses adhesion when exposed to UV light. Release layer **110** may be dispensed as a liquid and cured, may be laminated as a film on carrier substrate **100**, or the like. The top surface of release layer **110** may be leveled, or otherwise processed to provide acceptable planarity. (12) An insulating layer **120** is formed on release layer **110**. The bottom surface of insulating layer **120** may be in contact with the top surface of release layer **110**. In some embodiments, insulating layer **120** may be formed of a polymer, such as polybenzoxazole (PBO), polyimide, benzocyclobutene (BCB), or the like. In other embodiments, insulating layer **120** may be formed of a dielectric, a nitride (e.g., silicon nitride), an oxide (e.g., silicon oxide), a glass (e.g.,

phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG)), or the like. Insulating layer **120** may be formed by any acceptable deposition process, such as spin coating, chemical vapor deposition (CVD), lamination, or the like, or a combination thereof. (13) As representatively illustrated in FIG. 2, electrical connectors **200***a*, **200***a*′, **200***b*′ are formed over insulating layer **120**. Electrical connectors **200***a* and **200***a*′ are formed in first package region **800***a*. Electrical connectors **200***b* and **200***b*′ are formed in second package region **800***b*. As a representative example to form electrical connectors 200a, 200a', 200b, 200b', a seed layer (not shown) is formed on insulating layer **120**. In some embodiments, the seed layer comprises a metal layer, which may be a single layer or a composite layer having a plurality of sub-layers formed of different materials. In some embodiments, the seed layer comprises a titanium layer and a copper layer over the titanium layer. The seed layer may be formed using, e.g., PVD, or the like. Photoresist is formed and patterned on the seed layer. The photoresist may be formed by spin coating, or the like, and may be exposed to light for patterning. The pattern of the photoresist corresponds to subsequently formed electrical connectors **200***a*, **200***a*′, **200***b*′. Patterning forms openings through the photoresist to expose the seed layer. A conductive material is formed in the openings of the photoresist and on exposed portions of the seed layer. The conductive material may be formed by plating, such as electroplating or electroless plating, or the like. The conductive material may comprise a metal, e.g., copper, titanium, tungsten, aluminum, or the like. The photoresist and portions of the seed layer on which the conductive material is not formed are removed. The photoresist may be removed by an acceptable ashing or stripping process, e.g., using an oxygen plasma, or the like. Once the photoresist is removed, exposed portions of the seed layer are removed, such as by using an acceptable etching process, e.g., wet or dry etching. Remaining portions of the seed layer and the conductive material form electrical connectors **200***a*, **200***a*′, **200***b*, **200**b'.

- (14) As representatively illustrated in FIG. **3**, integrated circuit (IC) dies **300***a*, **300***b* are adhered to insulating layer **120** by an adhesive **310***a*, **310***b*, respectively. IC dies **300***a*, **300***b* are adhered in respective first package region **800***a* and second package region **800***b*. In other embodiments, more or fewer IC dies may be adhered in each region. IC dies **300***a*, **300***b* may comprise logic dies (e.g., central processing unit, microcontrollers, etc.), memory dies (e.g., dynamic random access memories (DRAM), static random access memories (SRAM), etc.), power management dies (e.g., power management integrated circuits (PMIC)), radio frequency (RF) dies, sensor dies, microelectro-mechanical-system (MEMS) dies, signal processing dies (e.g., digital signal processors (DSP)), front-end dies (e.g., analog front-end (AFE) dies), or the like, or a combination thereof. In representative embodiments, IC dies **300***a*, **300***b* may be different sizes. In other embodiments, IC dies **300***a*, **300***b* may be substantially the same size.
- (15) As provided, IC die **300***a* may comprise overlying electrical contact features **320***a*, **320***a'* (e.g., one or more contact pads), metallization features **330***a*, **330***a'* (e.g., one or more metallization layers), passivation features **340***a* (e.g., one or more passivation layers), insulating features **350***a* (e.g., one or more dielectric layers), or the like, or combinations thereof. As provided, IC die **300***b* may comprise overlying electrical contact features **320***b*, **320***b'*, metallization features **330***b*, **330***b'*, passivation features **340***b*, insulating features **350***b*, or the like, or combinations thereof. In representative embodiments, a plurality of metallization features and insulating features of IC dies **300***a*, **300***b* may comprise one or more RDLs.
- (16) Electrical contact features **320***a*, **320***a*′, **320***b*′, **320***b*′ may comprise pads, such as aluminum pads, to which external connections may be made. The pads may be disposed on what may be referred to as respective active sides of IC dies **300***a*, **300***b*. Passivation features **340***a*, **340***b* may comprise passivation films on IC dies **300***a*, **300***b* and on portions of the pads. Openings may be formed through the passivation films to the pads. Metallization features **330***a*, **330***a*′, **330***b*′ may comprise die connectors, such as conductive pillars (e.g., comprising a metal such as copper), in the openings through the passivation films, and may be mechanically and electrically coupled to

- respective pads. The die connectors may be formed by, for example, plating, or the like. The die connectors provide an electrical connection to respective integrated circuits of IC dies **300***a*, **300***b*. (17) Insulating features **350***a*, **350***b* may comprise insulating material disposed on active sides of IC dies **300***a*, **300***b*, such as on the passivation films and the die connectors. The insulating material may laterally encapsulate the die connectors and may be substantially laterally co-terminus with lateral extents of respective IC dies **300***a*, **300***b*. The insulating material may be a polymer (e.g., PBO, polyimide, BCB), a nitride (e.g., silicon nitride), an oxide (e.g., silicon oxide), a glass (e.g., PSG, BSG, BPSG), a dielectric material, and/or the like, or a combination thereof, and may be formed, for example, by spin coating, lamination, CVD, or the like.
- (18) Before being adhered to insulating layer **120**, IC dies **300***a*, **300***b* may be processed according to applicable manufacturing processes to form integrated circuits in IC dies **300***a*, **300***b*. For example, IC dies **300***a*, **300***b* may each comprise a semiconductor substrate, such as silicon (doped or undoped) or an active layer of a semiconductor-on-insulator (SOI) substrate. A semiconductor substrate may include other semiconductor material, e.g., germanium, a compound semiconductor (e.g., silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, indium antimonide), an alloy semiconductor (e.g., SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, GaInAsP), and/or the like. Other substrates, such as multi-layered or gradient substrates, may also be used. Devices, such as transistors, diodes, capacitors, resistors, inductors, etc., may be formed in and/or on the semiconductor substrate, and may be interconnected by interconnect structures formed by, e.g., metallization patterns in one or more insulating layers on the semiconductor substrate to form an integrated circuit.
- (19) Adhesive **310***a*, **310***b* is disposed on back-side surfaces of IC dies **300***a*, **300***b*, respectively, and adheres IC dies **300***a*, **300***b* to insulating layer **120** (or, in alternative embodiments later described herein, respective back-side redistribution structures). Adhesive **310***a*, **310***b* may be any suitable adhesive, epoxy, die attach film (DAF), or the like. Adhesive **310***a*, **310***b* may be applied to a back-side of IC dies **300***a*, **300***b* prior to die placement, such as to a back-side of a respective semiconductor wafer. IC dies **300***a*, **300***b* may be subsequently singulated (e.g., such as by sawing or dicing) while adhered to insulating layer **120** by adhesive **310***a*, **310***b* using, e.g., a pick-and-place tool.
- (20) As representatively illustrated in FIG. **4**, an encapsulant **400** is formed on and between various components. Encapsulant **400** may at least laterally encapsulate IC dies **300***a*, **300***b* and electrical connectors **200***a*, **200***a'*, **200***b'*, **200***b'*. Encapsulant **400** may be a molding compound, epoxy, or the like, and may be applied by compression molding, transfer molding, or the like. After curing, encapsulant **400** may undergo a grinding or other planarization process to expose electrical connectors **200***a*, **200***a'*, **200***b'* and die connectors **330***a*, **330***a'*, **330***b*, **330***b'*. Top surfaces of electrical connectors **200***a*, **200***a'*, **200***b*, **200***b'*, die connectors **330***a*, **330***a'*, **330***b*, **330***b'*, and encapsulant **400** may be substantially co-planar (or otherwise share a substantially common topography) after planarization. In some embodiments, grinding or planarization may be omitted; for example, if electrical connectors **200***a*, **200***a'*, **200***b*, **200***b'* and die connectors **330***a*, **330***a'*, **330***a'*, **330***a'*, **330***a'*, are already exposed.
- (21) FIGS. **5** through **8** representatively illustrate formation of a front-side redistribution structure. As representatively illustrated in FIG. **8**, the front-side redistribution structure comprises insulating layers **500**, **600**, **700**, metallization patterns **510**, **610**, **710**, and insulating layer **810**.
- (22) As representatively illustrated in FIG. **5**, insulating layer **500** is deposited on encapsulant **400**, electrical connectors **200***a*, **200***a*′, **200***b*′, and die connectors **330***a*′, **330***b*′, **330***b*′. In some embodiments, insulating layer **500** is formed from and comprises a polymer, which may be a photo-sensitive material such as PBO, polyimide, BCB, or the like, that may be patterned using a lithography mask. In other embodiments, insulating layer **500** may be formed of a nitride (e.g., silicon nitride), an oxide (e.g., silicon oxide), a glass (e.g., PSG, BSG, BPSG), a dielectric material, and/or the like, or a combination thereof. Insulating layer **500** may be formed by spin coating,

lamination, CVD, or the like, or a combination thereof.

- (23) Insulating layer **500** is patterned to form openings to expose portions of electrical connectors **200***a*, **200***a*', **200***b*, **200***b*' and die connectors **330***a*, **330***a*', **330***b*, **330***b*'. Patterning may be accomplished by any suitable process, such as by employing lithographic exposure of a photosensitive material, followed by development and etching; e.g., an anisotropic etch. If insulating layer **500** is a photo-sensitive material, insulating layer **500** can be patterned by exposing, developing, and curing the photosensitive material in accordance with the desired pattern. (24) Metallization pattern **510** with vias may be formed on insulating layer **500**. For example, a seed layer (not shown) may be formed over insulating layer 500 and in openings through insulating layer **500**. In some embodiments, the seed layer may comprise a metal layer, which may be a single layer or a composite layer having a plurality of sub-layers formed of different materials. In some embodiments, the seed layer comprises a titanium layer and a copper layer over the titanium layer. The seed layer may be formed using, for example, PVD, or the like. Photoresist may then be formed and patterned on the seed layer. The photoresist may be formed by spin coating, or the like, and may be exposed to light for patterning. The pattern of the photoresist corresponds to subsequently formed metallization pattern **510**. Patterning forms openings through the photoresist to expose the seed layer. A conductive material is formed in the openings of the photoresist and on the exposed portions of the seed layer. The conductive material may be formed by plating, such as electroplating or electroless plating, or the like. The conductive material may comprise a metal, e.g., copper, titanium, tungsten, aluminum, or the like. Thereafter, photoresist and portions of the seed layer on which the conductive material is not formed are removed. The photoresist may be removed by an acceptable ashing or stripping process, e.g., using an oxygen plasma, or the like. Once the photoresist is removed, exposed portions of the seed layer may be removed, such as by using an acceptable etching process, e.g., wet or dry etching. Remaining portions of the seed layer and conductive material form the metallization pattern **510** with vias. The vias of metallization pattern **510** are formed in openings through the insulating layer **500** to electrical connectors **200***a*, **200***a*′, **200***b*′, **200***b*′ and die connectors **330***a*′, **330***b*′, **330***b*′. In other embodiments, the metallization pattern may be formed by depositing a conductive layer and patterning the conductive layer.
- (25) As representatively illustrated in FIG. **6**, insulating layer **600** is deposited over and on metallization pattern **510** and insulating layer **500**. In some embodiments, insulating layer **600** is formed of a polymer, which may be a photo-sensitive material such as PBO, polyimide, BCB, or the like, that may be patterned using a lithography mask. In other embodiments, insulating layer **600** may be formed of a nitride (e.g., silicon nitride), an oxide (e.g., silicon oxide), a glass (e.g., PSG, BSG, BPSG), a dielectric material, and/or the like, or a combination thereof. Insulating layer **600** may be formed by spin coating, lamination, CVD, or the like, or a combination thereof. (26) Insulating layer **600** is patterned to form openings to expose portions of metallization pattern **510**. Patterning may be accomplished by any suitable process, such as by employing lithographic exposure of a photo-sensitive material, followed by development and etching; e.g., an anisotropic etch. If insulating layer **600** is a photo-sensitive material, insulating layer **600** can be patterned by exposing, developing, and curing the photosensitive material in accordance with the desired pattern.
- (27) Metallization pattern **610** with vias may be formed on insulating layer **600** in a substantially similar manner as discussed above with reference to metallization pattern **510** with vias on insulating layer **500**.
- (28) As representatively illustrated in FIG. **7**, insulating layer **700** is deposited over and on metallization pattern **610** and insulating layer **600**. In some embodiments, insulating layer **700** is formed of a polymer, which may be a photo-sensitive material such as PBO, polyimide, BCB, or the like, that may be patterned using a lithography mask. In other embodiments, insulating layer **700** may be formed of a nitride (e.g., silicon nitride), an oxide (e.g., silicon oxide), a glass (e.g.,

- PSG, BSG, BPSG), a dielectric material, and/or the like, or a combination thereof. Insulating layer **700** may be formed by spin coating, lamination, CVD, or the like, or a combination thereof.
- (29) Insulating layer **700** is patterned to form openings to expose portions of metallization pattern **610**. Patterning may be accomplished by any suitable process, such as by employing lithographic exposure of a photo-sensitive material, followed by development and etching. If insulating layer **700** is a photo-sensitive material, insulating layer **700** can be patterned by exposing, developing, and curing the photosensitive material in accordance with the desired pattern.
- (30) Metallization pattern **710** with vias may be formed on insulating layer **700** in a substantially similar manner as discussed above with reference to metallization pattern **510** with vias on insulating layer **500**.
- (31) In a representative embodiment insulating layer **500** and metallization pattern **510** comprise a first RDL, insulating layer **600** and metallization pattern **610** comprise a second RDL, and metallization pattern **710** comprises a UBM layer. Accordingly, a representative front-side redistribution structure may comprise a first RDL (e.g., first insulating layer **500**, first metallization pattern **510**), a second RDL (e.g., second insulating layer **600**, second metallization pattern **610**), and a UBM layer (e.g., third insulating layer **700**, third metallization pattern **710**). In various other embodiments, more or fewer insulating layers and metallization patterns may be formed in a front-side redistribution structure. If fewer insulating layers and metallization patterns are to be formed, representative steps and processes discussed above may be omitted. If more insulating layers and metallization patterns are to be formed, representative steps and processes discussed above may be repeated. One having ordinary skill in the art will readily understand which steps and processes would be omitted or repeated.
- (32) Accordingly, various representative embodiments provide a path of electrical routing (as later discussed with reference to FIGS. **16***a*, **16***b*, and **16***c*) from a portion of a UBM layer, down to an RDL line, up to a UBM pad of the UBM layer, then to an external interconnect electrically connected to the UBM pad.
- (33) As representatively illustrated in FIG. **8**, insulating layer **810** is deposited over and on metallization pattern **710** and insulating layer **700**. In some embodiments, insulating layer **810** may comprise a polymer, which may be a photo-sensitive material such as PBO, polyimide, BCB, or the like, that may be patterned using a lithography mask. In other embodiments, insulating layer **810** may be formed of a nitride (e.g., silicon nitride), an oxide (e.g., silicon oxide), a glass (e.g., PSG, BSG, BPSG), a dielectric material, and/or the like. Insulating layer **810** may be formed by spin coating, lamination, CVD, or the like, or a combination thereof.
- (34) As representatively illustrated in FIG. **9**, insulating layer **810** is patterned to form openings **900***a*, **900***a'*, **900***b'* to expose portions (e.g., UBM pad portions **910***a*, **910***a'*, **910***b*, **910***b'*) of metallization pattern **710**. Openings **900***a*, **900***a'*, **900***b*, **900***b'* are formed on an exterior side of the front-side redistribution structure. Patterning may be accomplished by any suitable process, such as by employing lithographic exposure of a photo-sensitive material, followed by development and etching. Subsequent to forming openings **900***a*, **900***a'*, **900***b*, **900***b'*, a trace portion (**1690** as later described with reference to FIG. **16***c*) of UBM metallization pattern **710** remains covered by material of insulating layer **810**.
- (35) As representatively illustrated in FIG. **10**, conductive connectors **1000***a*, **1000***a'*, **1000***b*, **1000***b'* are formed on and coupled to UBM pad portions **910***a*, **910***a'*, **910***b*, **910***b'* of metallization pattern **710**. Conductive connectors **1000***a*, **1000***a'*, **1000***b*, **1000***b'* may comprise ball grid array (BGA) connectors, solder balls, metal pillars, controlled collapse chip connection (C4) bumps, micro bumps, electroless nickel-electroless palladium-immersion gold technique (ENEPIG) formed bumps, or the like. Conductive connectors **1000***a*, **1000***b'*, **1000***b'* may include a conductive material such as solder, copper, aluminum, gold, nickel, silver, palladium, tin, or the like, or a combination thereof. In some embodiments, conductive connectors **1000***a*, **1000***a'*, **1000***b'* may be formed by initially depositing a layer of solder with commonly used methods, e.g.,

evaporation, electroplating, printing, solder transfer, ball placement, or the like. Once a layer of solder has been formed on the structure, a reflow may be performed in order to shape the material into the desired bump shapes. In another embodiment, conductive connectors **1000***a*, **1000***a*′, **1000***b*′ may comprise metal pillars (e.g., a copper pillar) formed by sputtering, printing, electroplating, electroless plating, CVD, or the like. The metal pillars may be substantially solder-free and have substantially vertical sidewalls. In some embodiments, a metal cap layer may be formed on the top of the metal pillar connectors. The metal cap layer may include nickel, tin, tin-lead, gold, silver, palladium, indium, nickel-palladium-gold, nickel-gold, or the like, or a combination thereof, and may be formed by a plating process. In accordance with a representative embodiment, conductive connectors **1000***a*, **1000***a*′, **1000***b*′, **1000***b*′ may comprise solder balls having a diameter ranging from, e.g., about 150 µm to about 300 µm.

- (36) As representatively illustrated in FIG. **10** (with benefits and advantages further described herein with reference to FIGS. **16***a*, **16***b*, and **16***c*), a representative UBM/RDL structure is provided for routing UBM electrical signals through underlying RDL portions, as compared to, e.g., direct routing through a UBM layer alone.
- (37) Testing may be performed after conductive connectors **1000***a*, **1000***a*′, **1000***b*′ have been formed, e.g., to identify defective package structures. Thereafter, as representatively illustrated in FIG. 11, a carrier substrate de-bonding procedure may be performed to detach (debond) carrier substrate **100** from insulating layer **120** (or in accordance with other representative embodiments, a back-side redistribution structure). In accordance with some embodiments, debonding includes projecting electromagnetic energy (e.g., laser, UV, or the like) on the release layer **110** so that the release layer **110** decomposes, or otherwise detaches, to permit removal of carrier substrate **100**. The structure is then flipped over and placed on a tape **1100** for further processing. (38) In accordance with an alternative embodiment, plural insulating layers and metallization layers may be formed over insulating layer **120** before formation of electrical connectors **200***a*, **200***a*′, **200***b*, **200***b*' or after carrier substrate **100** removal to produce a back-side redistribution structure that includes one or more insulating layers and one or more metallization layers. Back-side redistribution structures so formed may include any number of insulating layers, metallization patterns, and vias. For example, vias may be formed during the formation of a metallization pattern by forming a seed layer and conductive material of the metallization pattern in an opening of underlying insulating layers. The vias may therefore interconnect and electrically couple various metallization layers in a resulting back-side redistribution structure. The back-side redistribution structure may be formed in a similar manner as discussed above with reference to formation of front-side RDLs.
- (39) As representatively illustrated in FIG. **12**, insulating layer **120** is patterned to form openings **1200***b*′, **1200***a*′, **1200***a*′, **1200***a*′ to expose back-side portions of electrical connectors **200***b*′, **200***b*, **200***a*′, **200***a*. Patterning may be accomplished by any acceptable process, such as by employing lithographic exposure of a photo-sensitive material, followed by development and etching. If insulating layer **120** is a photo-sensitive material, insulating layer **120** can be developed after exposure. Alternatively, openings **1200***b*′, **1200***b*, **1200***a*′, **1200***a* may be formed by laser drilling, or the like.
- (40) As representatively illustrated in FIG. **13** and FIG. **14**, packages **800***a*, **800***b* are singulated to produce discrete packages. Singulation may be performed by sawing along scribe line **1400**, e.g., between adjacent package regions **800***a* and **800***b*. Sawing separates first package region **800***a* from second package region **800***b*. In an embodiment, singulation produces discrete package **800***a*, as representatively illustrated in FIG. **15** after removal from tape **1100**. In accordance with various representative embodiments, discrete package **800***a* may comprise an integrated fan-out (InFO) package.
- (41) In accordance with an embodiment, as representatively illustrated in FIG. **16***a*, discrete package **800***a* may be configured to provide a first electrical connection **1600** to/from a UBM pad

910a of metallization pattern 710 (and conductive connector 1000a coupled thereto) from/to a conductive line 1615 of underlying metallization pattern 610, a second electrical connection 1610 along conductive line 1615 in metallization pattern 610, and a third electrical connection 1620 to/from conductive line 1615 from/to a UBM layer portion 1625 of overlying metallization pattern 710. The second electrical connection 1610 provides an electrical connection between the first electrical connection 1600 and the third electrical connection 1620, such that UBM layer portion 1625 of metallization pattern 710 is in electrical connection (but otherwise not in mechanical or physical contact) with UBM pad 910a. Consequently, electrical signals can be routed through underlying redistribution layers (for the benefit of, e.g., added protection afforded by overlying material layers) before being routed to laterally disposed portions of overlying UBM metallization pattern 710. Accordingly, UBM metallization pattern 710, in addition to providing one or more points of external connection to/from discrete package 800a, also provides electrical routing within discrete package 800a.

- (42) As representatively illustrated in FIG. **16***b*, a package **800***a* includes molding compound **400** at least laterally encapsulating IC die 300a and adjacent electrical connectors 200a, 200a'. Insulating layers **500**, **600**, **700** are disposed over a top surface **1630***a* of IC die **300***a*, molding compound **400**, and electrical connectors **200***a*, **200***a'*. Insulating layer **500** and metallization layer **510** comprise a first RDL. Insulating layer **600** and metallization layer **610** comprise a second RDL. Metallization layer **710** comprises a UBM layer. Bottom surface **1630***b* of IC die **300***a* (as provided for attachment to insulating layer **120**) comprises an adhesive layer **310***a* in contact with back-side insulating layer **120**. At least a portion of conductive connector **1000***a* is disposed over and on a first portion **1640** of UBM pad **910***a* in UBM metallization layer **710**. A second portion **1650** of UBM metallization layer **710** is separated from the first portion **1640** by insulating material portion **1660** (a first insulating region) of insulating layer **810**. A third portion **1670** of RDL metallization layer **610** electrically couples the first portion **1640** to the second portion **1650**. First portion **1640**, second portion **1650**, and third portion **1670** are electrically coupled to conductive connector **1000***a*. Insulating material portion **1675** (a second insulating region) of insulating layer **700** is disposed between and interposes the third portion **1670** of RDL metallization layer **610** and the insulating material portion **1660** of insulating layer **810**.
- (43) In accordance with a representative embodiment, insulating material portion **1660** comprises a different material layer than insulating material portion **1675** of insulating layer **700**. In accordance with another representative embodiment, insulating material portion **1660** comprises a different material than insulating material portion **1675** of insulating layer **700**. In accordance with another representative embodiment, the first portion **1640** and the second portion **1650** may comprise a same material layer formed in a same process step. In accordance with a representative aspect, the first portion **1640** and the second portion **1650** of UBM metallization layer **710** may comprise a same material. In another representative embodiment, the first portion **1640** and the second portion **1650** may comprise a different material than the third portion **1670** of RDL metallization layer **610**. In an embodiment, metallization layer **610** of the second RDL and metallization layer **710** of the UBM layer electrically connects IC die **300***a* to conductive connector **1000***a*.
- (44) As generally illustrated in FIG. **16***c*, an interconnect design in accordance with a representative embodiment for providing a UBM/RDL routing structure (e.g., sans die) is provided. Insulating layer **600** and metallization layer **610** comprise an RDL. Metallization layer **710** comprises a UBM layer. The UBM layer overlies the RDL. At least a portion of a first conductive connector **1000***a* is disposed over and on a first UBM pad **910***a*. Conductive connector **1000***a* is electrically coupled to first UBM pad **910***a*. A first portion **1680** of RDL metallization layer **610** is separated from a second portion **1685** of RDL metallization layer **610** by insulating material **1698** of RDL insulating layer **700**. A UBM trace **1690** is disposed over the RDL and in the UBM metallization layer **710**. The UBM trace **1690** electrically couples the first portion **1680** of the RDL to the second portion **1685** of the RDL. UBM metallization layer **710** comprises the first UBM pad **910***a*. Second portion

- **1685** of RDL metallization layer **610** is electrically coupled to first UBM pad **910***a*. Accordingly, first portion **1680** of RDL metallization layer **610** is electrically coupled (thru UBM trace **1690** of the UBM layer, second portion **1685** of metallization layer **610** of the RDL, and first UBM pad **910***a* of the UBM layer) to conductive connector **1000***a*. UBM trace **1690** of UBM metallization layer **710** is electrically coupled (thru second portion **1685** of metallization layer **610** of the RDL) to first UBM pad **910***a*. Notwithstanding the preceding, with respect to metal features within metallization layer **710** of the UBM layer, UBM trace **1690** is not otherwise physically or mechanically coupled to first UBM pad **910***a*. That is to say, there is no configuration or distribution of metal features within the UBM layer that would physically connect UBM trace **1690** to first UBM pad **910***a* either directly or indirectly.
- (45) In a representative embodiment, metallization layer **710** of the UBM layer comprises a second UBM pad **910***a*′. At least a portion of a second conductive connector **1000***a*′ is disposed over and on second UBM pad **910***a*′. Second conductive connector **1000***a*′ is electrically coupled to second UBM pad **910***a*′. In accordance with a representative embodiment, second conductive connector **1000***a*′ and second UBM pad **910***a*′ are electrically isolated from first UBM pad **910***a*′ and second conductive connector **1000***a*′ are electrically isolated from first portion **1680** in the underlying RDL. In a further representative embodiment, UBM trace **1690** is electrically isolated from second conductive connector **1000***a*′ and second UBM pad **910***a*′.
- (46) In accordance with a representative embodiment, insulating material **1698** of insulating layer **700** comprises a different material layer than insulating material of insulating layer **810**. In accordance with a representative embodiment, insulating material **1698** of insulating layer **700** comprises a different material than insulating material of insulating layer **810**. In accordance with a representative embodiment, the first portion **1680** and the second portion **1685** of RDL metallization layer **610** may comprise a same material layer formed in a same process step. In accordance with a representative aspect, the first portion **1680** and the second portion **1685** of RDL metallization layer **610** may comprise a same material. In another representative embodiment, the first portion **1680** and the second portion **1685** may comprise a different material than material forming UBM trace **1690**.
- (47) Accordingly, various representative embodiments provide a path of electrical routing from a portion of a UBM layer, to an underlying RDL line, to a UBM pad of the UBM layer, then to an external interconnect.
- (48) FIG. 17 representatively illustrates a Package-on-Package (PoP) structure 1700 including package **800** (alternatively referred to as a first package), a second package **1710**, and a substrate **1770**. Second package **1710** includes a substrate **1720** and one or more stacked dies **1730** (**1730***a* and **1730***b*) coupled to substrate **1720**. Substrate **1720** is, in one embodiment, based on an insulating core such as a fiberglass reinforced resin core, and may include contact pad 1775 for mounting conductive connector **1000**. A representative core material comprises fiberglass resin such as FR4. Alternatives for the core material include bismaleimide-triazine (BT) resin, or alternatively, other printed circuit board (PCB) materials or films. Build up films, such as Ajinomoto build-up film (ABF) or other laminates, may be used for substrate **1720**. (49) Substrate **1720** may include active and passive devices (not shown in FIG. **17**). As one of ordinary skill in the art will appreciate, a variety of devices, such as transistors, capacitors, resistors, inductors, and/or the like, may be used to provide structural and functional requirements of the design for PoP structure **1700**. Such devices may be formed using any suitable methods. (50) Substrate **1720** may also include metallization layers (not shown) and through vias **1752**. The metallization layers may be formed over active and passive devices, and are designed to connect various device components to form functional circuitry. The metallization layers may be formed of alternating layers of insulating (e.g., low-k dielectric) and conductive material (e.g., copper), with vias interconnecting the layers of conductive material, and may be formed using any suitable

process (e.g., deposition, damascene, dual damascene, or the like). In some embodiments, substrate **1720** is substantially free of active and passive devices.

- (51) Substrate **1720** may have bond pads **1740** on a first side of substrate **1720** to couple to stacked dies **1730**, and bond pads **1755** on a second side of substrate **1720**, the second side being opposite the first side of substrate **1720**, to couple to conductive connectors **1760**. Stacked dies **1730** are coupled to substrate **1720** by wire bonds **1745**, although other connections may be used, such as conductive bumps. In an embodiment, stacked dies **1730** may comprise, e.g., stacked memory dies. For example, stacked memory dies **1730** may include low-power (LP) double data rate (DDR) memory modules, such as LPDDR1, LPDDR2, LPDDR3, or like memory modules, or combinations thereof. In some embodiments, stacked dies **1730** and wire bonds **1745** may be encapsulated by a molding material **1750**.
- (52) After second packages **1710** are formed, second packages **1710** are bonded to first packages **800** by way of conductive connectors **1760**, bond pads **1755**, and electrical connectors **200**. In some embodiments, stacked memory dies **1730** may be coupled to IC dies **300** through wire bonds **1745**, bond pads **1740** and **1755**, through vias **1752**, conductive connectors **1760**, and electrical connectors **200**. Conductive connectors **1760** may be similar to conductive connectors **1000** described above, and the description is not repeated herein, although conductive connectors **1760** and **1000** need not be the same.
- (53) Semiconductor package **1700** includes packages **800** and **1710** being mounted to a substrate **1770**. Substrate **1770** may be referred to as a package substrate **1770**. Second package **1710** is mounted to package substrate 1770 through first package 800 using conductive connectors 1000. Package substrate **1770** may include active and passive devices (not shown in FIG. **17**). As one of ordinary skill in the art will appreciate, a variety of devices, such as transistors, capacitors, resistors, inductors, and/or the like, may be used to meet structural and functional requirements of the design for PoP package **1700**, and may be formed using any suitable methods. In some embodiments, package substrate **1770** is substantially free of active and passive devices. (54) As generally illustrated in FIG. **18***a*, a representative method **1800** for forming a PoP structure **1700** begins with a first process **1805** to form a first package. In step **1810**, one or more electrical connectors are formed adjacent a die. In step 1812, the die and electrical connector(s) are encapsulated with an encapsulating material (e.g., molding compound). In step 1814, a first insulating layer is formed over the die and electrical connector(s). In step 1816, an RDL is formed in the first insulating layer. In step 1818, a UBM layer is formed over the RDL. In step 1820, a second insulating layer is formed over the UBM layer. In step 1822, one or more conductive connectors are formed over at least a portion of the UBM layer. In a representative embodiment, first process 1805 comprises steps 1810, 1812, 1814, 1816, 1818, 1820, and 1822. Processing may continue with step **1830**, where the first package is coupled to a second package. In step **1840**, the first package of the combined PoP structure is coupled to a substrate.
- (55) As generally illustrated in FIG. **18***b*, a representative method **1850** for forming a UBM/RDL routing structure begins with a first process **1855** to form a first device structure. In step **1858**, a die is provided. In step **1860**, one or more electrical connectors are optionally (as denoted by dashed lines in FIG. **18***b*) formed adjacent the die. In step **1862**, the die and optional electrical connector(s) are optionally encapsulated with an encapsulating material (e.g., molding compound). In step **1864**, a first insulating layer is formed over the die. In step **1866**, an RDL is formed in the first insulating layer. In step **1868**, a UBM layer is formed over the RDL. In step **1870**, a second insulating layer is formed over the UBM layer. In step **1872**, one or more conductive connectors are formed over at least a portion of the UBM layer. In a representative embodiment, first process **1855** comprises steps **1858**, **1864**, **1866**, **1868**, **1870**, and **1872**. In another representative embodiment, first process **1855** comprises steps **1858**, **1864**, **1866**, **1868**, **1869**, **1870**, **1872**, and optionally one or both of steps **1860** and **1862**. Processing may continue with step **1880**, where the first device structure may be optionally coupled to a second device structure. In step **1890**, a composite device comprising the

coupled second device structure and first device structure may be optionally coupled to a substrate. (56) Embodiments of representative devices and methods may have several advantages. For example, ball fatigue (normalized to designs employing direct UBM routing) is reduced by a factor of about 67% with utilization of a routing design in accordance with representative embodiments. The predicted package lifespan (normalized to designs employing direct UBM routing) is increased by a factor of about 82% with utilization of a routing design in accordance with representative embodiments. Additionally, the current capacity of an electrical routing design in accordance with representative embodiments for simulated failure at an operating temperature of 110° C. for 10 years (normalized to designs employing direct UBM routing) is improved by a factor of about 300%. Benefits, other advantages, and solutions to problems have been described with regard to specific embodiments; however, benefits, advantages, solutions to problems, and any component(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or component.

(57) In accordance with a representative embodiment, a method includes the steps of: forming a redistribution layer (RDL) over a first side of a first die, the first die having a second side opposite the first side, the RDL comprising a first portion and a second portion, the first portion separated from the second portion by insulating material of the RDL, the first portion and the second portion at a same level in the RDL; forming an under bump metallurgy (UBM) layer over the RDL, the UBM layer comprising a UBM trace and a UBM pad, the UBM trace electrically coupling the first portion to the second portion, the UBM pad electrically coupled to the second portion; and forming a first conductive connector over and electrically coupled to the UBM pad. A first electrical connector is formed adjacent the first die. The RDL and the UBM pad electrically connect the first die to the first conductive connector. The first die and the first electrical connector are at least laterally encapsulated with a molding compound to form a first package. A second package is coupled to the first package using a second set of conductive connectors, the second package being proximate the second side of the first die, the second package comprising a second die. The first portion and the second portion may comprise a same material. The first portion and the second portion may be formed in a same step. An insulating layer may be formed over the UBM layer. (58) In accordance with another representative embodiment, a method includes forming a first package by: at least laterally encapsulating a first die and a first electrical connector with a molding compound, the first electrical connector adjacent the first die, the first die having a first side and a second side, the second side opposite the first side; forming an insulating layer over the first side of the first die and the molding compound; forming a metallization pattern in the insulating layer; forming an under bump metallurgy (UBM) layer over the metallization pattern; forming an insulating layer over the UBM layer; and forming a first conductive connector over a first portion of the UBM layer, the UBM layer comprising a second portion separated from the first portion by insulating material of the insulating layer, the metallization pattern comprising a third portion that electrically couples the first portion and the second portion, the first portion, the second portion, and the third portion electrically coupled to the first conductive connector, and insulating material of the UBM layer interposed between the third portion and the insulating material, wherein the insulating material is in a different material layer than the insulating material. The metallization pattern and the UBM layer electrically connects the first die to the first conductive connector. The UBM layer may be conformally deposited. The first portion and the second portion may comprise a same material. The first portion and the second portion may comprise a different material than the third portion. The first portion and the second portion may be formed in a same step. The first portion may comprise a UBM pad. A second package may be coupled to the first package using a second set of conductive connectors, the second package being proximate the second side of the first die. A substrate may be coupled to the first package using the first conductive connector, and the second package comprises a second die.

(59) In accordance with another representative embodiment, a package structure has a first package

including: a molding compound laterally encapsulating a die and an electrical connector, the electrical connector adjacent the die, the die having a first side and a second side opposite the first side; a redistribution layer (RDL) over the first side of the die and the molding compound; an under bump metallurgy (UBM) layer over the RDL; an insulating layer over the UBM layer; and a first conductive connector over a first portion of the UBM layer; wherein: the UBM layer comprises a second portion separated from the first portion by insulating material of the insulating layer; the RDL comprises a third portion disposed under and electrically coupling the first portion and second portion; the first portion, second portion, and third portion electrically connected to the first conductive connector; insulating material of the UBM layer is interposed between the third portion and the insulating material; and the insulating material is a different material layer than the insulating material. The RDL and the UBM layer electrically connects the die to the first conductive connector. A second package may be coupled to the first package using a second set of conductive connectors, the second package being proximate the second side of the die. (60) The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

#### **Claims**

- 1. A micro-electromechanical systems (MEMS) package structure, comprising: a circuit layer; a MEMS die on the circuit layer; an adhesive in physical contact with the MEMS die; a conductive pillar having a top surface and disposed on the circuit layer adjacent to the MEMS die; an encapsulant on the circuit layer and encapsulating the MEMS die and the conductive pillar, the encapsulant being a single material and having a constant thickness, wherein the conductive pillar has a height at least as high as a largest height of the encapsulant and at least as high as a largest height of a combination of the MEMS die and the adhesive in physical contact with the MEMS die; and a polymer layer disposed on the encapsulant and on the top surface of the conductive pillar, wherein the polymer layer defines a recess that exposes at least a portion of the top surface of the conductive pillar, wherein the polymer layer comprises openings, wherein the openings are the only openings through the polymer layer, the recess being one of the openings, and wherein each of the openings within the polymer layer exposes a conductive material, the conductive pillar being part of the conductive material.
- 2. The MEMS package structure of claim 1, further comprising a seed layer.
- 3. The MEMS package structure of claim 1, wherein a sidewall of the conductive pillar directly contacts the encapsulant.
- 4. The MEMS package structure of claim 1, wherein the polymer layer comprises polyimide (PI) or polybenzoxazole (PBO).
- 5. The MEMS package structure of claim 1, further comprising an external connector located within the recess and in physical contact with the top surface of the conductive pillar.
- 6. The MEMS package structure of claim 5, further comprising a package bonded to the external connector.
- 7. The MEMS package structure of claim 1, wherein the conductive pillar has a straight sidewall as the conductive pillar extends through the encapsulant.
- 8. A micro-electromechanical systems (MEMS) package structure, comprising: a polymer layer adjacent to a conductive pillar; a recess defined through the polymer layer, wherein the recess

exposes at least a portion of the conductive pillar, wherein the recess is one of a plurality of recesses, and wherein each of the plurality of recesses recess within the polymer layer exposes a conductive material; an encapsulant on the polymer layer and encapsulating the conductive pillar and a MEMS die, wherein the conductive pillar has a height at least as high as a largest height of the encapsulant and at least as high as a largest height of a combination of the MEMS die and an adhesive in physical contact with the MEMS die; and a circuit layer on both the conductive pillar and the MEMS die.

- 9. The MEMS package structure of claim 8, wherein a sidewall of the conductive pillar directly contacts the encapsulant.
- 10. The MEMS package structure of claim 8, further comprising a seed layer.
- 11. The MEMS package structure of claim 8, wherein the polymer layer comprises polyimide (PI) or polybenzoxazole (PBO).
- 12. The MEMS package structure of claim 8, further comprising an external connector located within the recess and in physical contact with a top surface of the conductive pillar.
- 13. The MEMS package structure of claim 12, further comprising a package bonded to the external connector.
- 14. The MEMS package structure of claim 8, wherein the circuit layer comprises: an underbump metallization layer with a trace portion and an external connection portion, the external connection portion being in physical contact with an external connector; a passivation layer in physical contact with the external connector, the passivation layer electrically isolating each top surface of the trace portion; a dielectric material underlying the trace portion, the dielectric material having eight straight surfaces in a single cross-sectional view, wherein: each one of the eight straight surfaces is at a non-zero angle to each adjacent one of the eight straight surfaces; only three of the eight straight surfaces are in physical contact with a continuous portion of the trace portion; only two of the eight straight surfaces are in physical contact with a first portion of a metallization layer, the first portion of the metallization layer being in physical contact with the trace portion; only two of the eight straight surfaces are in physical contact with a second portion of the metallization layer, the second portion of the metallization layer being in physical contact with the trace portion and the second portion of the metallization layer being separated from the first portion of the metallization layer by the dielectric material; and only one of the eight straight surfaces being in physical contact with an underlying dielectric layer.
- 15. A micro-electromechanical systems (MEMS) package structure, comprising: an encapsulant comprising a first material throughout the encapsulant, wherein the encapsulant has a constant thickness; a MEMS die encapsulated by the encapsulant; an adhesive in direct physical contact with the MEMS die; a conductive pillar extending from a first side of the encapsulant to a second side of the encapsulant opposite the first side, wherein a first side of the conductive pillar is planar with the MEMS die and a second side of the conductive pillar is planar with the first side of the conductive pillar and the second side of the conductive pillar are planar with the first material, and wherein the conductive pillar has a height at least as high as a largest height of the encapsulant and at least as high as a largest height of a combination of the MEMS die and the adhesive in direct physical contact with the MEMS die; a circuit layer on a first side of the encapsulant; and a polymer layer on a second side of the encapsulant opposite the first side of the encapsulant, wherein the conductive pillar is exposed by a first opening within the polymer layer, wherein the first opening is one of a plurality of openings, and wherein each of the plurality of openings extending from a surface of the polymer layer exposes a conductive material.
- 16. The MEMS package structure of claim 15, wherein a sidewall of the conductive pillar directly contacts the encapsulant.
- 17. The MEMS package structure of claim 15, further comprising a seed layer.
- 18. The MEMS package structure of claim 15, wherein the polymer layer comprises polyimide (PI) or polybenzoxazole (PBO).

19. The MEMS package structure of claim 15, wherein the circuit layer has an underbump metallization layer, wherein a continuous portion of the underbump metallization layer completely covers, in a single cross-section, a mushroom shaped dielectric material with no more than eight straight sides in the cross-section, the continuous portion of the underbump metallization layer in physical contact with three of the straight sides, four of the straight sides being in physical contact with a metallization layer, and a single side being in physical contact with an underlying second dielectric material.

20. The MEMS package structure of claim 15, wherein the conductive pillar has a constant width through the encapsulant.