US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

B2

Date of Patent

Inventor(s)

12389654

B2

August 12, 2025

Wu; Cheng-Hsien

Semiconductor device

Abstract

A device includes a channel layer, a gate structure, a first gate spacer, and a second gate spacer. The gate structure wraps around the channel layer. The first gate spacer and the second gate spacer are on opposite sides of the gate structure. The first gate spacer has a first portion and a second portion between the gate structure and the first portion of the first gate spacer, and a dopant concentration of the second portion of the first gate spacer is greater than a dopant concentration of the first gate spacer.

Inventors: Wu; Cheng-Hsien (Hsinchu, TW)

Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. (Hsinchu, TW)

Family ID: 65808069

Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

(Hsinchu, TW)

Appl. No.: 18/471770

Filed: September 21, 2023

Prior Publication Data

Document IdentifierUS 20240014294 A1

Publication Date
Jan. 11, 2024

Related U.S. Application Data

continuation parent-doc US 17574899 20220113 US 11830927 child-doc US 18471770 division parent-doc US 16725176 20191223 US 11264483 20220301 child-doc US 17574899 division parent-doc US 15866704 20180110 US 10516032 20191224 child-doc US 16725176 us-provisional-application US 62564333 20170928

Publication Classification

Int. Cl.: H10D64/01 (20250101); B82Y10/00 (20110101); H01L21/02 (20060101); H01L21/027 (20060101); H01L21/311 (20060101); H01L21/3115 (20060101); H10D30/01 (20250101); H10D30/43 (20250101); H10D30/62 (20250101); H10D30/67 (20250101); H10D62/10 (20250101); H10D62/13 (20250101); H10D62/822 (20250101); H10D64/27 (20250101); H10D84/01 (20250101); H10D84/03 (20250101); H10D84/83 (20250101); H10D84/85 (20250101); H10D86/00 (20250101); H10D86/01 (20250101)

U.S. Cl.:

CPC H10D64/017 (20250101); B82Y10/00 (20130101); H01L21/02164 (20130101); H01L21/0226 (20130101); H01L21/02321 (20130101); H01L21/027 (20130101); H01L21/31116 (20130101); H01L21/3115 (20130101); H10D30/014 (20250101); H10D30/024 (20250101); H10D30/0243 (20250101); H10D30/6735 (20250101); H10D30/6726 (20250101); H10D30/6219 (20250101); H10D30/6735 (20250101); H10D62/121 (20250101); H10D62/151 (20250101); H10D62/822 (20250101); H10D64/01 (20250101); H10D64/018 (20250101); H10D64/411 (20250101); H10D64/517 (20250101); H10D84/0158 (20250101); H10D84/0193 (20250101); H10D84/038 (20250101); H10D84/834 (20250101); H10D84/853 (20250101); H10D86/011 (20250101); H10D86/215 (20250101);

Field of Classification Search

CPC: H10D (30/014); H10D (30/024); H10D (30/6219); H10D (30/6735); H10D (30/6757); H10D (64/017); H10D (64/018); H10D (64/411); H10D (64/517); H10D (84/0158); H10D (84/0193); H10D (84/038); H10D (84/834)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
8796666	12/2013	Huang et al.	N/A	N/A
8815712	12/2013	Wan et al.	N/A	N/A
8836016	12/2013	Wu et al.	N/A	N/A
8841701	12/2013	Lin et al.	N/A	N/A
8847293	12/2013	Lee et al.	N/A	N/A
8853025	12/2013	Zhang et al.	N/A	N/A
8962400	12/2014	Tsai et al.	N/A	N/A
8963258	12/2014	Yu et al.	N/A	N/A
9093514	12/2014	Tsai et al.	N/A	N/A
9093530	12/2014	Huang et al.	N/A	N/A
9171929	12/2014	Lee et al.	N/A	N/A
9209247	12/2014	Colinge et al.	N/A	N/A
9214555	12/2014	Oxland et al.	N/A	N/A
9236267	12/2015	De et al.	N/A	N/A
9245805	12/2015	Yeh et al.	N/A	N/A
9412817	12/2015	Yang et al.	N/A	N/A
9412828	12/2015	Ching et al.	N/A	N/A

9472618	12/2015	Oxland	N/A	N/A
9502265	12/2015	Jiang et al.	N/A	N/A
9520482	12/2015	Chang et al.	N/A	N/A
9536738	12/2016	Huang et al.	N/A	N/A
9548303	12/2016	Lee et al.	N/A	N/A
9570551	12/2016	Balakrishnan et al.	N/A	N/A
9576814	12/2016	Wu et al.	N/A	N/A
9590038	12/2016	Kim	N/A	H01L 29/78696
9608116	12/2016	Ching et al.	N/A	N/A
9929235	12/2017	Yang	N/A	H01L 29/785
10134843	12/2017	Chen et al.	N/A	N/A
2012/0001266	12/2011	Lim et al.	N/A	N/A
2012/0326245	12/2011	Ando et al.	N/A	N/A
2014/0001520	12/2013	Glass	257/E21.409	H01L 29/167
2016/0020264	12/2015	Choo et al.	N/A	N/A
2017/0194213	12/2016	Ching et al.	N/A	N/A
2017/0207218	12/2016	Chang et al.	N/A	N/A
2017/0271477	12/2016	Palle et al.	N/A	N/A
2018/0130905	12/2017	Chung	N/A	H01L 21/283
2018/0151745	12/2017	Chang et al.	N/A	N/A
2018/0175175	12/2017	Yeong et al.	N/A	N/A
2018/0248015	12/2017	Glass	N/A	H01L 29/0649
2018/0269306	12/2017	Bao et al.	N/A	N/A
2018/0323309	12/2017	Ando et al.	N/A	N/A
2018/0331215	12/2017	Balakrishnan et al.	N/A	N/A

Primary Examiner: Nguyen; Dao H

Attorney, Agent or Firm: Birch, Stewart, Kolasch & Birch, LLP

Background/Summary

RELATED APPLICATIONS (1) The present application is a Continuation Applications of the U.S. application Ser. No. 17/574,899, filed Jan. 13, 2022, which is a Divisional Applications of the U.S. application Ser. No. 16/725,176, filed Dec. 23, 2019, now U.S. Pat. No. 11,264,483, issued on Mar. 1, 2022, which is a Divisional Applications of the U.S. application Ser. No. 15/866,704, filed Jan. 10, 2018, now U.S. Pat. No. 10,516,032, issued on Dec. 24, 2019, which claims priority to U.S. Provisional Application Ser. No. 62/564,333, filed Sep. 28, 2017, which are herein incorporated by reference in their entirety.

BACKGROUND

(1) The semiconductor integrated circuit (IC) industry has experienced rapid growth. Over the course of the growth, functional density of the semiconductor devices has increased with decrease of device feature size or geometry. The scaling down process generally provides benefits by increasing production efficiency, reducing costs, and/or improving device performance.

(2) With the demands on shrinking geometry of ICs, a three dimensional transistor, such as a finlike field-effect transistor (FinFET), has been introduced to replace a planar transistor. However, device performance of such FinFET is still not satisfactory in advanced applications of technology.

Therefore, improvements in structures and methods of manufacturing a semiconductor device with better device performance continue to be sought.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
- (2) FIGS. **1-11** are perspective views at various stages of manufacturing a semiconductor device in accordance with some embodiments of the present disclosure;
- (3) FIG. **12** is a cross-sectional view of the semiconductor device taken along a section line **12-12**′ of FIG. **11** in accordance with some embodiments of the present disclosure;
- (4) FIGS. **13**, **14**A and **15**A are cross-sectional views at various stages of manufacturing a semiconductor device subsequent to FIG. **12** in accordance with some embodiments of the present disclosure;
- (5) FIG. **14**B is a cross-sectional view of the semiconductor device taken along a section line **14**B-**14**B' of FIG. **14**A in accordance with some embodiments of the present disclosure;
- (6) FIG. **15**B is a cross-sectional view of the semiconductor device taken along a section line **15**B-**15**B' of FIG. **15**A in accordance with some embodiments of the present disclosure;
- (7) FIGS. **16**A, **17**A and **18**A are cross-sectional views at various stages of manufacturing a semiconductor device subsequent to FIG. **15**B in accordance with some embodiments of the present disclosure;
- (8) FIG. **16**B is a cross-sectional view of the semiconductor device taken along a section line **16**B-**16**B' of FIG. **16**A in accordance with some embodiments of the present disclosure;
- (9) FIG. **17**B is a cross-sectional view of the semiconductor device taken along a section line **17**B-**17**B' of FIG. **17**A in accordance with some embodiments of the present disclosure;
- (10) FIG. **18**B is a cross-sectional view of the semiconductor device taken along a section line **18**B-**18**B' of FIG. **18**A in accordance with some embodiments of the present disclosure; and
- (11) FIGS. **19**A, **19**B and **19**C are cross-sectional view at various stages of manufacturing a semiconductor device subsequent to FIG. **14**A in accordance with some embodiments of the present disclosure.

DETAILED DESCRIPTION

- (12) The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- (13) Further, spatially relative terms, such as "beneath," "below," "lower," "above," "upper" and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the

- orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- (14) The gate all around (GAA) transistor structures may be patterned by any suitable method. For example, the structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the GAA structure.
- (15) The fins may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.
- (16) As mentioned above, device performance of a fin-like field-effect transistor (FinFET), such as capacitance of gate oxide (C.sub.ox) and I.sub.on, is still not satisfactory in advanced applications of technology. Therefore, the present disclosure provides a method of forming a semiconductor device including a doped interfacial layer with high k-value to increase C.sub.ox and I.sub.on of the semiconductor device.
- (17) FIGS. **1-11** are perspective views at various stages of manufacturing a semiconductor device in accordance with some embodiments of the present disclosure. As shown in FIG. **1**, a substrate **210** is received. The term "substrate" as used herein refers to a bulk substrate that serves as a basis. In some embodiments, the substrate **210** includes an elementary semiconductor including silicon or germanium in crystal, polycrystalline, and/or an amorphous structure; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; any other suitable material; and/or a combination thereof. In some embodiments, the substrate **210** is a bulk silicon substrate. In some embodiments, the substrate **210** optionally includes an epitaxial layer, a silicon-on-insulator (SOI) structure and/or other suitable performance enhancement features.
- (18) As shown in FIGS. 1 and 2, an epitaxial stack 220 is formed over the substrate 210. The epitaxial stack 220 includes first epitaxial layers 222 of a first composition and second epitaxial layers 224 of a second composition alternately disposed with the first epitaxial layers 222. The first and second compositions may be different or may be the same. In some embodiments, the first epitaxial layers 222 are made of SiGe, and the second epitaxial layers 224 are made of silicon, but not limited thereto. In some embodiments, a top-most epitaxial layer of the epitaxial stack 220 is the second epitaxial layer 224.
- (19) There are four layers of each of the first epitaxial layers **222** and the second epitaxial layers **224** illustrated in FIG. **2**, and this is for illustrative purposes only and not intended to be limiting. It can be appreciated that any number of the first or second epitaxial layers can be formed in the epitaxial stack **220**, and the number of the first and the second epitaxial layers depends on the desired number of channels regions for the semiconductor device.
- (20) As shown in FIGS. 2 and 3, the epitaxial stack 220 and the substrate 210 are patterned to form

trenches in the epitaxial stack **220** and the substrate **210**. In some embodiments, a hard mask layer (not shown) is formed over the epitaxial stack **220** of FIG. **2**, and a photolithography and etch process is then performed to form the trenches in the epitaxial stack **220** and the substrate **210**. (21) Still referring to FIGS. 2 and 3, shallow trench isolation (STI) features 234 are formed in the trenches. By way of example, in some embodiments, the trenches are filled with a dielectric material, and then planarized and recessed to form the STI features 234 and to provide fin structures **220**' extending above the STI features **234**. In some embodiments, the dielectric material includes silicon oxide, silicon nitride, silicon oxynitride, fluorine-doped silicate glass (FSG), a lowk dielectric material, combinations thereof, and/or other suitable materials. In some embodiments, the dielectric material is deposited by a chemical vapor deposition (CVD) process, a subatmospheric CVD (SACVD) process, a flowable CVD process, an atomic layer deposition (ALD) process, a physical vapor deposition (PVD) process, and/or other suitable processes. (22) Referring to FIG. 3, prior to forming the STI features 234, a dielectric layer 232 is formed in the trenches. In some embodiments, the dielectric layer 232 includes silicon nitride, silicon carbide, and/or other proper material. In some embodiments, the dielectric layer 232 is formed by CVD, ALD, PVD, and/or other suitable processes.

- (23) However, numerous other embodiments of methods to form the fin structures **220**′ on the substrate **210** may also be used including, for example, defining the fin region (e.g., by mask or isolation regions) and epitaxially growing the first and second epitaxial layers **222**, **224** to form the fin structure **220**′.
- (24) As shown in FIGS. **3** and **4**, a dummy dielectric layer **240** is formed over the fin structure **220**′. In some embodiments, the dummy dielectric layer **240** includes silicon oxide, silicon nitride, a high-k dielectric material and/or other suitable material. In various examples, the dummy dielectric layer **240** may be deposited by a CVD process, a subatmospheric CVD (SACVD) process, a flowable CVD process, an ALD process, a PVD process, or other suitable processes. By way of example, the dummy dielectric layer **240** may be used to prevent damage to the fin structures **220**′ by subsequent processes (e.g., subsequent formation of the dummy gate stack).
- (25) As shown in FIGS. **4** and **5**, a dummy gate **310** is formed across the fin structures **220**′. In some embodiments, the dummy gate **310** is formed over the substrate **210** and at least partially disposed over the fin structure **220**′. The dummy gate **310** is formed to define a channel region **220***a* and source/drain regions **220***b* of the fin structure **220**′. In particular, the dummy gate **310** may be replaced at a later processing stage by a gate structure as described below. In some embodiments, a hard mask **320** is formed over the dummy gate **310**. In some embodiments, the hard mask **320** may include silicon nitride, silicon oxide, silicon oxynitride or a combination thereof.
- (26) In some embodiments, the dummy gate **310** is made of polysilicon, amorphous silicon, any other suitable material or a combination thereof. In some embodiments, the dummy gate **310** is fabricated by layer deposition, patterning, etching, as well as other suitable processing steps. Exemplary layer deposition processes includes CVD (including both low-pressure CVD and plasma-enhanced CVD), PVD, ALD, thermal oxidation, e-beam evaporation, or other suitable deposition techniques, or combinations thereof. Exemplary patterning process includes a lithography process (e.g., photolithography or e-beam lithography) which may further include photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, photoresist developing, rinsing, drying (e.g., spin-drying and/or hard baking), other suitable lithography techniques, and/or combinations thereof. Exemplary etching process may include dry etching (e.g., RIE etching), wet etching, and/or other etching methods.
- (27) As shown in FIGS. **5** and **6**, a spacer layer **330** is formed over the dummy gate **310**, the hard mask **320**, the fin structure **220**′ and the substrate **210**. The spacer layer **330** may be a conformal dielectric layer formed over the substrate **210**, including over portions of the fin structure **220**′. The spacer layer **330** may form spacer elements on sidewalls of the dummy gate **310** and the hard mask

- **320**. In some embodiments, the spacer layer **330** includes a dielectric material such as silicon oxide, silicon nitride, silicon carbide, silicon oxynitride, SiCN films, silicon oxycarbide (SiOCN) films, and/or combinations thereof. In some embodiments, the spacer layer **330** includes multiple layers, such as main spacer walls, liner layers, and the like. By way of example, the spacer layer **330** may be formed by depositing a dielectric material over the dummy gate **310**, the hard mask **320**, the fin structure **220**′ and the substrate **210** using processes such as, CVD process, a subatmospheric CVD (SACVD) process, a flowable CVD process, an ALD process, a PVD process, or other suitable process. In certain embodiments, the deposition may be followed by an etching back the dielectric material.
- (28) As shown in FIGS. **6** and **7**, the spacer layer **330** is etched back (e.g., anisotropically) to remain the spacer **330**′ on sidewalls of the dummy gate **310** and the hard mask **320**. The spacer **330**′ is adjacent to both sides of the dummy gate **310** and both sides of the hard mask **320**. In some embodiments, the spacer layer **330** is etched back to expose portions of the fin structures **220**′ and the dummy dielectric layer **240** thereover. In some embodiments, etching-back of the spacer layer **330** may include a wet etch process, a dry etch process, a multiple-step etch process, and/or a combination thereof.
- (29) As shown in FIGS. **7** and **8**, another hard mask **340** is formed over one of the fin structures **220**′, and the dummy dielectric layer **240**, the dummy gate **310**, the hard mask **320** and the spacer **330**′ thereover. In some embodiments, the hard mask **340** includes silicon nitride, silicon oxide, silicon oxynitride or a combination thereof. In some embodiments, the hard mask **340** is formed by CVD, ALD and/or other suitable technique.
- (30) As shown in FIGS. 8 and 9, after the hard mask 340 is formed, the dummy dielectric layer 240 over another fin structure **220**′ is removed to expose the source/drain regions **220***b* of the fin structure **220**′. In some embodiments, the dummy dielectric layer **240** is removed using a selective etch process such as a selective wet etch, a selective dry etch, or a combination thereof. (31) Still referring to FIGS. **8** and **9**, after the dummy dielectric layer **240** over the other fin structure **220**′ is removed, source/drain features **250** are formed in the source/drain regions **220***b*. In some embodiments, the first epitaxial layers **222** in the source/drain regions **220***b* are removed to form openings (not shown), and a third epitaxial material 226 of a third composition is then formed in those openings and covering the fin structure **220**′ in the source/drain regions **220***b*, thereby forming the source/drain features **250**. In some embodiments, the first epitaxial layers **222** in the source/drain regions **220***b* are removed by a selective etch process, such as a selective wet etch, a selective dry etch, or a combination thereof. In some embodiments, the third epitaxial material **226** includes Ge, Si, GaAs, AlGaAs, SiGe, GaAsP, SiP, and/or other suitable material. In some embodiments, the third epitaxial material **226** is doped (e.g., in-situ doped) during an epi process. In some embodiments, the third epitaxial material **226** is doped with boron or phosphorus. In some embodiments, the third epitaxial material **226** is doped with phosphorus to form SiP. In some embodiments, the third epitaxial material **226** is doped with boron to form boron-doped SiGe. In some embodiments, the source/drain features **250** are also called as all-around cladding source/drain features.
- (32) In other embodiments, the source/drain features are formed by forming an epitaxial layer (not shown) covering the exposed fin structure **220**′ in the source/drain regions **220***b* without removing the first epitaxial layers **222** in the source/drain regions **220***b*. In some embodiments, the epitaxial layer includes Ge, Si, GaAs, AlGaAs, SiGe, GaAsP, SiP, and/or other suitable material. In some embodiments, the epitaxial layer is doped (e.g., in-situ doped) during an epi process. In some embodiments, the epitaxial layer is doped with boron or phosphorus. In some embodiments, the epitaxial layer is doped with phosphorus to form SiP. In some embodiments, the epitaxial layer is doped with boron to form boron-doped SiGe.
- (33) As shown in FIGS. **9** and **10**, the hard mask **340** is removed, and a contact etch stop layer (CESL) **350** is then formed. In some embodiments, the CESL **350** is a conformal dielectric layer. In

- some embodiments, the CESL **350** includes a silicon nitride layer, silicon oxide layer, a silicon oxynitride layer, and/or other materials known in the art. In some embodiments, the CESL **350** is formed using sputtering, PVD, CVD, MOCVD (metal organic chemical vapor deposition) or MBE (molecular beam epitaxy), and/or other suitable deposition or oxidation processes.
- (34) As shown in FIGS. **10** and **11**, after the CESL **350** is formed, an inter-layer dielectric (ILD) layer **360** is formed over the source/drain regions **220***b* of the fin structure **220**′. In some embodiments, the ILD layer **360** includes a dielectric material such as silicon oxide, silicon oxynitride, tetraethylorthosilicate (TEOS) oxide, un-doped silicate glass, or doped silicon oxide such as borophosphosilicate glass (BPSG), fused silica glass (FSG), phosphosilicate glass (PSG), boron doped silicon glass (BSG), and/or other suitable dielectric materials. In some embodiments, the ILD layer **360** is formed using sputtering, PVD, CVD, MOCVD, MBE, other methods known and used in the art for forming the ILD layer **360** or a combination thereof.
- (35) As shown in FIG. **11**, after the ILD layer **360** is formed, a planarization process is performed to expose a top surface of the dummy gate **310**. In some embodiments, the planarization process includes a chemical mechanical polish (CMP) process, a grinding process, an etching process, any other suitable material removal process or a combination thereof. In some embodiments, the planarization process removes the hard mask **320** over the dummy gate **310**.
- (36) FIG. **12** is a cross-sectional view of the semiconductor device taken along a section line **12-12**′ of FIG. **11** in accordance with some embodiments of the present disclosure. FIGS. **13**, **14**A and **15**A are cross-sectional views at various stages of manufacturing a semiconductor device subsequent to FIG. **12** in accordance with some embodiments of the present disclosure.
- (37) As shown in FIG. **12**, a semiconductor structure includes the fin structure **220**′, the dummy gate **310** and the dummy dielectric layer **240**. The dummy gate **310** is across over the fin structure **220**′ to define the channel region of the fin structure **220**′. The dummy dielectric layer **240** separates the channel region of the fin structure **220**′ from the dummy gate **310**.
- (38) As shown in FIGS. **12** and **13**, the dummy gate **310** is removed to expose the dummy dielectric layer **240**. The channel region of the fin structure **220**′ is beneath the exposed dummy dielectric layer **240**. In some embodiments, the removal of the dummy gate **310** may be performed using a selective etch process such as a selective wet etch, a selective dry etch, or a combination thereof. (39) As shown in FIGS. **13** and **14**A, the exposed dummy dielectric layer **240** is removed to expose
- the channel region of the fin structure **220**′. In some embodiments, the dummy dielectric layer **240** is removed using a selective etch process such as a selective wet etch, a selective dry etch, or a combination thereof.
- (40) FIG. **14**B is a cross-sectional view of the semiconductor device taken along a section line **14**B-**14**B' of FIG. **14**A in accordance with some embodiments of the present disclosure. As shown in FIGS. **14**A and **14**B, the exposed dummy dielectric layer **240** is removed to expose the channel region **220***a* the fin structure **220**'. The channel region **220***a* of the fin structure **220**' includes first nanowires (i.e., first epitaxial layers) **222** of the first composition and second nanowire (i.e., second epitaxial layers) **224** of the second composition alternately disposed with the first nanowires **222**. (41) As shown in FIGS. **14**A and **15**A, in the channel region of the fin structure **220**', the first nanowires **222** are removed from one of the fin structures **220**' to form a plurality of openings **228** and to remain the second nanowires **224**. In some embodiments, the first nanowires **222** are removed by a selective etch process such as a selective wet etch, a selective dry etch, or a
- (42) FIG. **15**B is a cross-sectional view of the semiconductor device taken along a section line **15**B-**15**B' of FIG. **15**A in accordance with some embodiments of the present disclosure. In some embodiments, a length L**1** of the opening **228** is greater than or equal to a distance D**1** of the spacers **330**'.
- (43) FIGS. **16**A, **17**A and **18**A are cross-sectional views at various stages of manufacturing a semiconductor device subsequent to FIG. **15**B in accordance with some embodiments of the

combination thereof.

present disclosure. FIG. **16**B is a cross-sectional view of the semiconductor device taken along a section line **16**B-**16**B' of FIG. **16**A in accordance with some embodiments of the present disclosure. FIG. **17**B is a cross-sectional view of the semiconductor device taken along a section line **17**B-**17**B' of FIG. **17**A in accordance with some embodiments of the present disclosure. FIG. **18**B is a cross-sectional view of the semiconductor device taken along a section line **18**B-**18**B' of FIG. **18**A in accordance with some embodiments of the present disclosure.

- (44) As shown in FIGS. **15**A, **15**B, **16**A and **16**B, an interfacial layer **410** is formed covering the channel region **220***a* of the fin structure **220**′. In some embodiments, the interfacial layer **410** is formed surrounding the second nanowires **224**, as shown in FIG. **16**B. In some embodiments, the interfacial layer **410** includes a dielectric material such as silicon oxide, germanium oxide, silicon oxynitride, germanium oxynitride and a combination thereof. In some embodiments, the interfacial layer **410** is formed by atomic layer deposition (ALD), chemical vapor deposition (CVD), thermal oxidation, wet oxidation, radical oxidation (RadOx) or combinations thereof. In some embodiments, the interfacial layer **410** includes chemical silicon oxide. In some embodiments, the chemical silicon oxide is formed by using a H.sub.2O.sub.2-containing solution, such as SC1 (NH.sub.4OH, H.sub.2O.sub.2, and H.sub.2O), SC2 (HCl, H.sub.2O.sub.2, and H.sub.2O), SPM (H.sub.2SO.sub.4 and H.sub.2O.sub.2) or a combination thereof. In some embodiments, the interfacial layer **410** has a thickness in a range of 3 nm to 11 nm. In some embodiments, the interfacial layer **410** has a thickness in a range of 5 nm to 9 nm.
- (45) Still referring to FIGS. **15**A, **15**B, **16**A and **16**B, after the interfacial layer **410** is formed, a material layer **420** including a dopant is formed over the interfacial layer **410**. The material layer **420** can also be called as a "dopant-rich layer". In some embodiments, as shown in FIGS. **15**B and **16**A, the material layer **420** is also formed over exposed side surfaces (not marked) of the spacer 330'. In some embodiments, the material layer 420 is formed surrounding the interfacial layer 410, as shown in FIG. **16**B. In some embodiments, forming the material layer **420** including the dopant is conducted by performing an atomic layer deposition (ALD) process or other suitable processes. In some embodiments, the material layer **420** has a thickness in a range of 0.1 nm to 0.3 nm. (46) In some embodiments, the dopant in the material layer **420** is used to increase k-value of the interfacial layer **410**. In some embodiments, the dopant included in the material layer **420** includes aluminum (Al), hafnium (Hf), lanthanum (La), scandium (Sc), yttrium (Y) or a combination thereof. In some embodiments, the precursor of yttrium (Y) used in the ALD process includes Y(nBuCp).sub.3, Y(THD).sub.3, Y(EtCp).sub.3, other suitable material or a combination thereof. In some embodiments, the precursor of lanthanum (La) used in the ALD process includes La(iPr.sub.2-fmd), La(THD).sub.3, other suitable material or a combination thereof. In some embodiments, the precursor of scandium (Sc) used in the ALD process includes Sc(THD).sub.3, Sc(Et.sub.2-amd).sub.3, La(tBu.sub.2fmd).sub.3, other suitable material or a combination thereof. (47) As shown in FIGS. **16**A, **16**B, **17**A and **17**B, an annealing process is performed on the material layer **420** to drive the dopant of the material layer **420** into the interfacial layer **410**, thereby forming a doped interfacial layer **430** covering the channel region **220***a* of the fin structure **220**′. In some embodiments, the doped interfacial layer **430** is formed surrounding the second nanowires **224**, as shown in FIG. **17**B. In some embodiments, the annealing process is performed at a temperature in a range of 200° C. to 900° C. In some embodiments, the annealing process is performed at a temperature in a range of 300° C. to 800° C. In some embodiments, the annealing process is performed for 3 seconds to 1 hour. In some embodiments, the annealing process is performed for 5 seconds to 30 minutes.
- (48) In some embodiments, the doped interfacial layer **430** includes a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof. In some embodiments, the doped interfacial layer **430** includes Al, Hf, La, Sc or Y-doped germanium oxide or a combination thereof. In some embodiments, the doped interfacial layer **430** includes Al, Hf, La, Sc or Y-doped silicon oxide or a combination thereof. In some embodiments, the doped interfacial layer **430** has a k-value

- more than 3.8 and less than 12. In some embodiments, the doped interfacial layer **430** has a k-value more than 3.9 and less than 10. In some embodiments, the doped interfacial layer **430** has a k-value more than or equal to 6. Since the doped interfacial layer **430** has high k-value, capacitance of gate dielectric formed in subsequent operation and I.sub.on of the semiconductor device are increased. In some embodiments, as shown in FIGS. **16**A and **17**A, the annealing process also drives the dopant of the material layer **420** over the side surfaces of the spacer **330**′ into the spacer **330**′ to form a dopant-containing region **332**.
- (49) As shown in FIGS. **17**A, **17**B, **18**A and **18**B, a high-k dielectric layer **440** is formed over the doped interfacial layer **430**. In some embodiments, the high-k dielectric layer **440** is formed surrounding the doped interfacial layer **430**, as shown in FIG. **18**B. In some embodiments, the high-k dielectric layer **440** may include HfO.sub.2, ZrO.sub.2, Y.sub.2O.sub.3, La.sub.2O.sub.5, Gd.sub.2O.sub.5, TiO.sub.2, Ta.sub.2O.sub.5, HfSiO, HfSiON, HfErO, HfLaO, HfYO, HfGdO, HfAlO, HfZrO, HfTiO, HfTaO, SrTiO, any other suitable high-k dielectric material or a combination thereof. In some embodiments, the high-k dielectric layer **440** is formed by ALD, PVD, CVD, oxidation, and/or other suitable methods.
- (50) Referring to FIGS. **18**A and **18**B, after the high-k dielectric layer **440** is formed, a gate electrode **450** is formed over the high-k dielectric layer **440**. In some embodiments, the gate electrode **450** includes Ti, Ta, W, Al, Zr, Hf, TiAl, TaAl, WAl, ZrAl, HfAl, TiN, TaN, TiSiN, TaSiN, WSiN, TiC, TaC, TiAlC, TaAlC, TiAlN, TaAlN, any other suitable material or a combination thereof. In some embodiments, the gate electrode **450** is formed using ALD, PVD, CVD, e-beam evaporation, or other suitable process.
- (51) Still referring to FIGS. **18**A and **18**B, after the gate electrode **450** is formed, a protective layer **460** is formed over the gate electrode **450**. The protective layer **460** is configured to protect the gate electrode **450** during subsequent processing steps. In some embodiments, the protective layer **460** is also called as self-aligned contact (SAC). In some embodiments, the protective layer **460** is made of an insulating material, such as silicon oxide, silicon nitride, silicon oxynitride, silicon carbon nitride, any other suitable dielectric material or a combination thereof. In some embodiments, the protective layer **460** is formed using deposition, such as PVD or CVD, other suitable processes or a combination thereof.
- (52) After the protective layer **460** is formed, a series of backend processes may be implemented. In some embodiments, the backend processes includes ILD (i.e., ILD layer **360** of FIG. **18**A) remove process, dummy material filling/patterning processes, another ILD filling process, planarization process, dummy material and CESL (i.e., CESL **350** of FIG. **18**A) remove process, contact barrier layer (e.g., Ti/TiN) deposition process, thermal anneal process (e.g., rapid thermal anneal (RTA)), contact material (e.g., cobalt) deposition process and planarization process.
- (53) FIGS. **19**A, **19**B and **19**C are cross-sectional view at various stages of manufacturing a semiconductor device subsequent to FIG. **14**A in accordance with some embodiments of the present disclosure. As shown in FIGS. **14**A and **19**A, the first nanowires **222** in the channel region of the fin structure **220**' are not removed. As shown in FIG. **19**A, an interfacial layer **410** and a material layer **420** including a dopant are sequentially formed covering the channel region of the fin structure **220**'. Embodiments of forming the interfacial layer **410** and the material layer **420** may be same as those embodiments described above association with FIGS. **16**A and **16**B.
- (54) As shown in FIGS. **19**A and **19**B, after the interfacial layer **410** and the material layer **420** including the dopant are sequentially formed, an annealing process is performed to form a doped interfacial layer **430** covering the channel region of the fin structure **220**′. Embodiments of performing the annealing process to form the doped interfacial layer **430** are similar or same as those embodiments described above association with FIGS. **17**A and **17**B.
- (55) As shown in FIGS. **19**B and **19**C, after the annealing process is performed to form the doped interfacial layer **430**, a high-k dielectric layer **440** and a gate electrode **450** are sequentially formed covering the doped interfacial layer **430**. Embodiments of forming the high-k dielectric layer **440**

- and the gate electrode **450** are similar or same as those embodiments described above association with FIGS. **18**A and **18**B.
- (56) The present disclosure further provides a semiconductor device including a doped interfacial layer with high k-value. As shown in FIG. **18**A, the semiconductor device includes a fin structure **220**′ and a gate structure **400** across over the fin structure **220**′. The gate structure **400** includes a doped interfacial layer **430**, a high-k dielectric layer **440** and a gate electrode **450**.
- (57) As shown in FIG. **18**A, the doped interfacial layer **430** covers a portion of the fin structure **220**′. In some embodiments, the doped interfacial layer **430** includes a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof. In some embodiments, the doped interfacial layer **430** includes a dielectric material selected from the group consisting of silicon oxide, germanium oxide, silicon oxynitride, germanium oxynitride and a combination thereof. In some embodiments, the doped interfacial layer **430** includes Al, Hf, La, Sc or Y-doped germanium oxide or a combination thereof. In some embodiments, the doped interfacial layer **430** includes Al, Hf, La, Sc or Y-doped silicon oxide or a combination thereof. In some embodiments, the doped interfacial layer **430** has a k-value more than 3.8 and less than 12. In some embodiments, the doped interfacial layer **430** has a k-value more than 3.9 and less than 10. In some embodiments, the doped interfacial layer **430** has a k-value more than or equal to 6. Since the doped interfacial layer **430** has high k-value, capacitance of gate dielectric and I.sub.on of the semiconductor device are increased. (58) In some embodiments, the portion of the fin structure **220**′ includes second nanowires **224** substantially parallel and separated from each other, and the doped interfacial layer **430** surrounds the second nanowires **224**, as shown in FIG. **18**B. In some embodiments, the portion of the fin structure **220**′ includes first nanowires **222** and second nanowires **224** alternately disposed with the first nanowires **222**, as shown in FIG. **19**C.
- (59) The high-k dielectric layer **440** is over the doped interfacial layer **430**. In some embodiments, the high-k dielectric layer **440** surrounds the doped interfacial layer **430**, as shown in FIG. **18**B. In some embodiments, the high-k dielectric layer **440** may include HfO.sub.2, ZrO.sub.2, Y.sub.2O.sub.3, La.sub.2O.sub.5, Gd.sub.2O.sub.5, TiO.sub.2, Ta.sub.2O.sub.5, HfSiO, HfSiON, HfErO, HfLaO, HfYO, HfGdO, HfAlO, HfZrO, HfTiO, HfTaO, SrTiO, any other suitable high-k dielectric material or a combination thereof.
- (60) The gate electrode **450** is over the high-k dielectric layer **440**. In some embodiments, the gate electrode **450** surrounds the high-k dielectric layer **440**, as shown in FIG. **18**B. In some embodiments, the gate electrode **450** includes Ti, Ta, W, Al, Zr, Hf, TiAl, TaAl, WAl, ZrAl, HfAl, TiN, TaN, TiSiN, TaSiN, WSiN, TiC, TaC, TiAlC, TaAlC, TiAlN, TaAlN, any other suitable material or a combination thereof.
- (61) In some embodiments, as shown in FIG. **18**A, the semiconductor device further includes a spacer **330**′ adjacent to both sides of the gate electrode **450**, in which the spacer **330**′ includes the dopant. In some embodiments, the dopant in the spacer **330**′ is same as the dopant in the doped interfacial layer **430**.
- (62) According to some embodiments, a method of manufacturing a semiconductor device includes: receiving a semiconductor structure, the semiconductor structure including: a fin structure; a dummy gate across over the fin structure to define a channel region of the fin structure; and a dummy dielectric layer separating the channel region of the fin structure from the dummy gate; removing the dummy gate and the dummy dielectric layer to expose the channel region of the fin structure; and forming a doped interfacial layer covering the channel region of the fin structure, in which the doped interfacial layer includes a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof.
- (63) According to some embodiments, a semiconductor device includes: a fin structure; and a gate structure across over the fin structure, in which the gate structure includes: a doped interfacial layer covering a portion of the fin structure, in which the doped interfacial layer includes a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof; a high-k

dielectric layer over the doped interfacial layer; and a gate electrode over the high-k dielectric layer.

- (64) According to some embodiments, a semiconductor device includes: a fin structure; and a gate structure across over the fin structure, in which the gate structure includes: a doped interfacial layer covering a portion of the fin structure, in which the doped interfacial layer has a k-value more than 3.9 and less than 10; a high-k dielectric layer over the doped interfacial layer; and a gate electrode over the high-k dielectric layer.
- (65) The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims

- 1. A device comprising: a channel layer; a gate structure wrapping around the channel layer, wherein the gate structure comprises: an interfacial layer wrapping around the channel layer; a high-k dielectric layer over the interfacial layer; and a gate electrode over the high-k dielectric layer; and a first gate spacer and a second gate spacer on opposite sides of the gate structure, wherein a portion of the high-k dielectric layer is directly beneath the first gate spacer, the first gate spacer has a first portion and a second portion between the gate structure and the first portion of the first gate spacer, and a dopant concentration of the second portion of the first gate spacer is greater than a dopant concentration of the first portion of the first gate spacer.
- 2. The device of claim 1, wherein the second portion of the first gate spacer comprises a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof.
- 3. The device of claim 1, wherein the high-k dielectric layer is in contact with the second portion of the first gate spacer.
- 4. The device of claim 1, wherein the high-k dielectric layer is separated from the first portion of the first gate spacer by the second portion of the first gate spacer.
- 5. The device of claim 1, wherein the interfacial layer is separated from the second portion of the first gate spacer by the high-k dielectric layer.
- 6. The device of claim 1, wherein a thickness of the first portion of the first gate spacer is greater than the second portion of the first gate spacer.
- 7. The device of claim 1, wherein a bottom surface of the high-k dielectric layer is spaced apart from the first gate spacer.
- 8. A device comprising: a substrate; an epitaxial layer over the substrate; an epitaxial nanowire over the epitaxial layer, wherein the epitaxial layer and the epitaxial nanowire are made of different materials; and a gate structure wrapping around the epitaxial nanowire, wherein the gate structure comprises: a doped interfacial layer in contact with a bottom surface of the epitaxial nanowire and an inner sidewall of the epitaxial layer; a high-k dielectric layer wrapping around the doped interfacial layer; and a gate electrode wrapping around the high-k dielectric layer.
- 9. The device of claim 8, wherein the doped interfacial layer comprises a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof.
- 10. The device of claim 8, wherein the high-k dielectric layer is separated from the epitaxial nanowire by the doped interfacial layer.
- 11. The device of claim 8, wherein the doped interfacial layer is in contact with the substrate.
- 12. The device of claim 8, further comprising a gate spacer on a sidewall of the gate structure.

- 13. The device of claim 12, wherein the gate spacer is in contact with the high-k dielectric layer but spaced apart from the doped interfacial layer.
- 14. The device of claim 12, wherein the doped interfacial layer and the gate spacer comprise the same dopants.
- 15. A device comprising: a channel layer; a gate structure surrounding the channel layer and comprising: an interfacial layer in contact with the channel layer; a high-k dielectric layer over the interfacial layer; and a gate electrode over the high-k dielectric layer; a first gate spacer and a second gate spacer on opposite sides of the gate structure, wherein a portion of the high-k dielectric layer is directly beneath the first gate spacer; and a dielectric layer directly between the first gate spacer and the channel layer, wherein a thickness of the dielectric layer is greater than a thickness of the interfacial layer.
- 16. The device of claim 15, wherein the high-k dielectric layer is in contact with a bottom surface of the first gate spacer and the dielectric layer.
- 17. The device of claim 15, wherein the dielectric layer is in contact with a bottom surface of the first gate spacer.
- 18. The device of claim 15, wherein the dielectric layer is in contact with the interfacial layer.
- 19. The device of claim 15, wherein the interfacial layer comprises a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof.
- 20. The device of claim 15, wherein the first gate spacer comprises a dopant selected from the group consisting of Al, Hf, La, Sc, Y and a combination thereof.