

US012394674B2

(12) United States Patent

Chou et al.

(54) METHOD AND MACHINE FOR EXAMINING WAFERS

(71) Applicant: **ASML Netherlands B.V.**, Veldhoven

(72) Inventors: Chien-Hung Chou, San Jose, CA (US); Wen-Tin Tai, Fremont, CA (US)

(73) Assignee: **ASML Netherlands B.V.**, Veldhoven (NL)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 348 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 17/097,063

(22) Filed: Nov. 13, 2020

(65) Prior Publication Data

US 2021/0193537 A1 Jun. 24, 2021

Related U.S. Application Data

- (63) Continuation of application No. 15/708,060, filed on Sep. 18, 2017, now Pat. No. 10,840,156, which is a (Continued)
- (51) **Int. Cl. G05B 19/418** (2006.01) **H01L 21/66** (2006.01)
 (Continued)
- (52) **U.S. Cl.**CPC *H01L 22/20* (2013.01); *G05B 19/41875* (2013.01); *G01N 2021/8861* (2013.01); (Continued)

(10) Patent No.: US 12,394,674 B2

(45) **Date of Patent:** *Aug. 19, 2025

(58) Field of Classification Search

CPC G06T 2207/30148; G06T 7/001; G06T 2207/10061; G01N 21/9501;

(Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

5,654,632 A 8/1997 Ohno 5,784,484 A * 7/1998 Umezawa G01N 21/95684 382/148

(Continued)

FOREIGN PATENT DOCUMENTS

ΓW	543081	7/2003
ΓW	200416504	9/2004
ΓW	200842341	11/2008

OTHER PUBLICATIONS

Michael Baadke, These Stamps are the Legends of the Hobby, Linn's Stamp News (2000), https://www.linns.com/insights/stamp-collecting-basics/2000/september/these-stamps-are-the-legends-of-the-hobby.html.*


(Continued)

Primary Examiner — Darrin D Dunn (74) Attorney, Agent, or Firm — Finnegan, Henderson, Farabow, Garrett & Dunner, LLP

(57) ABSTRACT

Method and machine utilizes the real-time recipe to perform weak point inspection on a series of wafers during the fabrication of integrated circuits. Each real-time recipe essentially corresponds to a practical fabrication history of a wafer to be examined and/or the examination results of at least one examined wafer of same "lot". Therefore, different wafers can be examined by using different recipes where each recipe corresponds to a specific condition of a wafer to be examined, even these wafers are received by a machine for examining at the same time.

23 Claims, 4 Drawing Sheets



	Related U.S. Application Data		8,135,204 B1 8,510,687 B1	3/2012	Chen et al.
continuation of application No. 13/589,378, filed on				* 8/2013	Liu G03F 1/36 716/55
	Aug. 20, 2012, now I	Pat. No. 9,768,082, which is a	8,577,153 B2		Duan et al.
		f application No. 12/370,913,	8,611,639 B2 2002/0018756 A1		Kulkarni et al. Shibuya et al.
	filed on Feb. 13, 2009	, now abandoned.	2003/0072481 A1		Wooten et al.
(51)	Int. Cl.		2003/0121022 A1		Yoshitake et al.
(31)	G01N 21/88	(2006.01)	2003/0149506 A1 2003/0220706 A1		Haanstra et al. Abenes et al.
	G01N 21/95	(2006.01)	2004/0001619 A1	1/2004	Tai et al.
(52)	(52) U.S. Cl.		2004/0046125 A1 2004/0141640 A1		Chen Lee et al.
	CPC . G01N 2021/8867 (2013.01); G01N 21/9501		2004/0185583 AI		Tomoyasu et al.
(2013.01); G05B 2219/32205 (2013.01); G05B		2004/0223639 A1 2004/0262290 A1			
2219/37224 (2013.01); Y02P 90/02 (2015.11); Y02P 90/80 (2015.11)		2004/0267399 A1		Haanstra et al. Funk	
(58)	` '		2005/0033528 A1		Toth et al.
(36)	CPC G01N 21/956; G01N 21/95607; G01N		2006/0015206 A1 2006/0078189 A1	1/2006 4/2006	Funk et al. Hosoya et al.
	2021/8864; G05B 19/41875; G05B		2006/0195218 A1		Yamashita et al.
	19/418	865; G05B 2219/32097; G05B	2006/0265145 A1		Huet et al. Furman et al.
	2219/37206; G05B 2219/37224		2007/0019856 A1 2007/0019858 A1		Shimura
See application file for complete search history.		2007/0041631 A1		Fushida et al.	
(56)	Referen	ces Cited	2007/0045536 AI 2007/0067134 AI		Nakasuji et al. Borowicz et al.
(50)			2007/0156379 A1	7/2007	Kulkarni et al.
	U.S. PATENT	DOCUMENTS	2007/0255513 A1	* 11/2007	Takahashi G01N 21/9501 702/35
	5,893,095 A 4/1999	Jain et al.	2007/0269101 A1	11/2007	Hiroi et al.
	5,917,588 A 6/1999	Addiego	2007/0274609 A1		Hirai et al.
		Talbot et al. Hennessey et al.	2007/0288219 A1 2007/0293968 A1		Zafar et al. Fu et al.
		Inokuchi G01N 21/9501	2008/0015802 A1	1/2008	Urano et al.
	C 202 204 D1 10/2001	700/109	2008/0058977 A1 2008/0063255 A1		Honda Usui et al.
		Steffan et al. O'Dell G01N 21/9501	2008/0163140 A1		Fouquet et al.
		257/E21.53	2008/0204739 A1 2008/0240544 A1		Huet et al. Sato G01R 31/2831
		Perez et al. Kotani et al.	2006/0240344 A)	10/2008	382/145
		Miller et al.	2008/0250384 A1		Duffy et al.
		Talbot et al. Bode et al.	2008/0298670 A1 2009/0058444 A1		Nakagaki et al. McIntyre
		Matsuoka	2009/0070644 A1	3/2009	Markle et al.
		Pasadyn	2009/0080759 A1 2009/0093904 A1		Bhaskar et al. Baseman et al.
		Luo et al. Lee et al.	2009/0033304 A1		Nakasuji et al.
	6,869,807 B2 3/2005	Yoshitake et al.	2009/0219520 A1		Ko et al.
		Pasadyn et al. Bode et al.	2009/0290782 A1 2009/0297019 A1		Regensburger Zafar et al.
		Ikegaya et al.	2009/0299681 A1	12/2009	Chen et al.
		Huet et al.	2010/0119144 A1		Kulkarni et al. Jau et al.
		Chamness et al. Brodsky et al.	2010/0150429 A1 2010/0158345 A1		Kitamura et al.
	7,313,450 B1 12/2007	Fu et al.	2010/0158346 A1	6/2010	Fang et al.
		Naka et al. Chu et al.	2010/0189339 A1		Amanullah et al.
		Sali et al.	2011/0013824 A1 2011/0013825 A1		Yamada Shibuya et al.
		Lally et al. Li et al.	2011/0286656 A1	11/2011	Kulkarni et al.
		Kulkarni et al.	2011/0320149 A1		Lee et al.
	7,697,130 B2 4/2010	Ko et al.	2012/0019279 A1 2012/0245861 A1		Huang et al. Greene
		Chen et al. Shibuya et al.	2012/0314054 A1	12/2012	Chou et al.
	7,853,920 B2 12/2010	Preil et al.	2013/0202187 A1	8/2013	Goren et al.
	7,863,552 B2 * 1/2011	Cartlidge G06T 3/10 359/368		THE P	DI ICATIONS
		Duffy et al.	C	THEK PU	BLICATIONS
		Ueno et al.	Taiwan Intellectual	Property Off	ice, "Office Action" issued Dec. 10,
		Stults et al. Chen et al.	2015 (6 pages).		
	8,000,922 B2 8/2011	Chen et al.			
	8,041,103 B2 10/2011	Kulkarni et al.	* cited by examiner		






Figure 1








Figure 4

20

60

1

METHOD AND MACHINE FOR EXAMINING WAFERS

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 15/708,060, filed Sep. 18, 2017, which is a continuation of U.S. application Ser. No. 13/589,378 filed Aug. 20, 2012, which is a continuation in part of U.S. application Ser. No. 12/370,913 filed in Feb. 13, 2009. The disclosure of the above-referenced applications are incorporated herein by reference in their entireties.

FIELD OF THE INVENTION

The present invention relates to a method for examining wafers, and more particularly, to a method of weak point inspection for improving manufacture yield in semiconductor industry by using a charged particle beam tool.

BACKGROUND OF THE INVENTION

An integrated circuit (also referred to as IC, chip, or microchip) is an electronic circuit manufactured by the 25 patterned diffusion of trace elements into the surface of a thin substrate of semiconductor material. Additional materials are deposited and patterned to form interconnections between semiconductor devices.

ICs were made possible by experimental discoveries 30 showing that semiconductor device could perform the functions of vacuum tubes and by mid-20th-century technology advancements in semiconductor device fabrication. The integration of large numbers of tiny transistors into a small chip was an enormous improvement over the manual assembly of circuits using discrete electronic components. The integrated circuit's mass production capability, reliability, and building-block approach to circuit design ensured the rapid adoption of standardized ICs in place of designs using discrete transistors.

In the early days of integrated circuits, only a few transistors could be placed on a chip, as the scale used was large because of the contemporary technology, and manufacturing yields were low by today's standards. As the degree of integration was small, the design was done easily. 45 Over time, millions and today billions, of transistors could be placed on one chip, to make a good design become a task to be planned thoroughly.

ICs have consistently migrated to smaller feature sizes over the years, allowing more circuitry to be packed on each 50 chip. In general, as the feature size shrinks, almost everything improves—the cost per unit and the switching power consumption go down, while the speed goes up. However, ICs with nanometer-scale devices still incur their original problems, principal among which is leakage current, 55 although these problems will likely be solved or at least ameliorated by the introduction of high-k dielectrics.

Semiconductor ICs are fabricated in a layer process which includes these key processes: deposition, patterning, removal, and modification of electrical properties.

Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies comprising physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (EPC), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others.

2

Patterning covers the series of processes that shape or alter the existing shape of the deposited materials and is generally referred to as lithography. For example, in conventional lithography, the wafer is coated with a chemical called a photoresist. The photoresist is exposed by a stepper, a machine that focuses, aligns, and moves the mask, exposing select portions of the wafer to short wavelength electromagnetic radiation. The unexposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist can be removed by plasma ashing.

Removal processes are any that remove material from the wafer either in bulk or selectively and consist primarily of etch processes, either wet etching or dry etching. Chemical-mechanical planarization (CMP) is also a removal process used between levels.

Modification of electrical properties has historically comprising doping sources and drains of a transistor originally by diffusion furnaces and later by ion implantation. These doping processes are followed by furnace anneal or in advanced devices, by rapid thermal anneal (RTA) which serve to activate the implanted dopants. Modification of electrical properties now also extends to reduction of dielectric constant in low-k insulating materials via exposure to ultraviolet light in UV processing (UVP).

Modern chips have up to eleven metal levels produced in over 300 sequenced processing steps.

In order to achieve the setting yield, the yield management of a fab needs to monitor, classify, eliminate or avoid defects from all kind of processes. A wafer map analysis has been developed for detecting and classifying patterns or process signatures based on low-resolution (e.g., 0.5 um/pixel) optical defect image distribution. As wafers exit a fabrication process, wafer map data is generated by an in-line defect detection workstation incorporating a microscopy or light-scattering system. The information in the wafer map consists of detected defect coordinates as well as process information such as step, layer, and product. The wafer map data may be combined across wafers to further view the evaluation of process signatures which may assist in diagnosing manufacturing problems.

As the feature size shrinks. ICs yield improvement by defect reduction becomes more and more important. A pre-analysis of signatures of a process or a structure with computer workstation starts with using graphical database system (GDS) to construct photomask for a die, then to utilize the computational lithography to numerically simulate, and to improve the performance (resolution and contrast) of cutting-edge photomasks. Next optical proximity correction (OPC) process is introduced in the modern semi-conductor manufacturing. The OPC uses computational methods to counteract the effects of diffraction related blurring and under-exposure by modifying on mask geometries with means:

Adjusting line-widths depending on the density of surrounding geometries (a trace surrounded by a large area will be over-exposed compared with the same trace surrounded by a dense pattern).

Adding "dog-bone" end caps to the end of lines to prevent line shortening.

Correcting for electron beam proximity effects.

65 The computer-aid pre-analysis will illustrate a possible defect distribution positions within the IC which is named "hot spots" to the ICs yield management.

As a part of the wafer map process, an off-line defect review station examines these hot spots with a high resolution microscope, e.g., a defect inspection/review tool comprising scanning electron microscope (SEM), and classifies the defect according to individual morphology, color, texture, and relationship to process or layer.

The defect inspection/review tool proceeds wafer inspection/review job according to a process instruction called a "recipe". A "recipe" is a set of operating instructions (a processing program) that educates a tool how the tool should 10 perform the process. The recipe varies for each kind of machine, and even among different machine manufactures for the same kind of machine. For example, an etch system by Applied Materials of Santa Clara, California may require a 10-minute reaction time with a certain flow of gases, while 15 the reaction chamber is kept at a certain elevated temperature. At the end of the 10-minute reaction time, the flow of reactive gases is gradually reduced and replaced with inert gases as the temperature is lowered. Another etch system by Lam Research of Fremont, California may require a 15-min- 20 ute reaction time, with a different mixture of gases and a different temperature. Other kinds of semiconductor processing equipment require vastly different recipes. These recipes can become quite complex and vary as process engineers attempt to tweak the process for desired electrical 25 and manufacturing-yield results. Different semiconductor products may require different recipes or combinations of steps. A DRAM process may require lighter ion implant doses than a process for logic chips and different oxide thicknesses require different reaction time in the furnace.

The recipe for a defect inspection/review tool contains instructions such as (a) product information that record the current inspection is after what semiconductor process; (b) inspection parameters that set the inspection tool, detecting area; and (c) detecting parameters that instruct the tool what to do in the detecting area. As an SEM-based defect inspection/review tool provides images at high resolution (e.g., 0.01 um/pixel), however, the throughput of a fully examined wafer (e.g., 24 hours/wafer) is away below the expectation (e.g., 1 wafer/hour).

The wafer map analysis illustrates defects distribution after processing, in which the defect clustering area on the wafer is called "weak points" of the wafer. In order to meet the throughput requirement, a recipe instructs the inspection/review tool to perform the inspection according to the weak 45 points might be a solution.

The present invention provides a weak point inspection method performed by a charged particle beam inspection/ review tool to meet the throughput requirement in semiconductor manufacturing.

SUMMARY OF THE INVENTION

A weak point inspection method is disclosed. The present invention utilize high resolution SEM with SORIL objective 55 lens, smart review sampling filter, and universal defect identification unit to construct wafer map and perform weak point inspection of the wafer and/or the "lot" of wafers accordingly.

The weak point inspection method examine only the 60 critical area of a wafer defined by a predetermined wafer map instead of the whole wafer to enhance inspection throughput.

The weak point inspection method updates the wafer map of a specific process or a specific device after each wafer has 65 been examined through. Therefore the weak point algorism of the present invention has self-learning ability.

4

The weak point inspection method may construct the "lot" own wafer map if no previous hot spot information can be referred to.

A machine to perform weak point inspection of wafers is equipped with a high resolution SORIL objective lens. The machine also is equipped with a smart review sampling filter to confine inspection area defined by wafer map, the universal defect identification unit to identify and classify defects.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram illustration of a prior art imaging unit.

FIG. 2 is a schematic diagram illustration of a prior art defect finding algorism.

FIG. 3 is schematic diagram illustration of an inspection tool structure for examining wafers in accordance with an embodiment of present invention.

FIG. 4 is a schematic diagram illustration of a flowchart to perform weak point inspection in accordance with an embodiment of present invention.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to specific embodiments of the invention. Examples of these embodiments are illustrated in accompanying drawings. While the invention will be described in conjunction with these specific embodiments, it will be understood that it is not intended to limit the invention to these embodiments. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. In the following description, numerous specific details are set forth in order to provide a through understanding of the present invention. The present invention may be practiced without some or all of these specific details. In other instances, well known process operations are not described in detail in order not to unnecessarily obscure the present invention.

Terminology Definition

In the present invention "examine a wafer" implies the wafer is inspected by a charged particle beam system after the wafer experienced a semiconductor fabrication process in a process tool.

In the present invention "a "lot" of wafer" implies a group of semiconductor wafers that will experience a semi-conductor fabrication process with a same process tool as a batch or one wafer at a time. The number of wafers within "a lot" maybe one or several wafers in a wafer cassette, or more than one cassette. Typically, one cassette may contain at most 25 200-mm wafers or 13 300-mm wafers.

In the present invention "hot spot" of a wafer of a semiconductor process implies a possible defect location within a die or a device provided by a prediction of a numerical simulation, a verified result of a previous inspection output of other defect scanning tool (e.g., a klarf file), and a historical wafer map result collected from previous wafers which experienced all fabrication processes.

In the present invention "weak point" of a wafer implies a defect clustering area which is illustrated through wafer map analysis.

In the present invention a scanning electron microscope (SEM) will be use as an example to express a charged particle beam system.

Wafer inspection tools help semiconductor manufacturer increase and maintain ICs yield. The IC industry employs 5 inspection tools to detect defects that occur during the fabrication process. The important characteristics of an inspection tool are defect detection sensitivity and wafer throughput. Sensitivity to detect a defect and wafer throughput are coupled such that greater sensitivity usually means 10 lower throughput.

An scanning electron microscope (SEM) based inspection tool, for example, has an inspection probe spot diameter of 100 nm and a pixel rate of 12.5 million pixels per see (Mpps), has a throughput of 0.05 300-mm wafers per hour 15 (wph). A throughput at this level can not bear to do a full wafer inspection after a fabrication process. In order to perform valuable tool time to inspect critical position, a "hot spot" inspection and or a "weak point" inspection with a high resolution charged particle beam inspection tool is 20 developed. FIG. 1 illustrates a SEM-based high resolution defect inspection/review tool with a swing objective retarding immersion lens (SORIL) developed by Chen et al. (U.S. Pat. No. 7,960,697), all of which is incorporated herein by reference. The beam tube 150 and the immersion magnetic 25 field objective lens 182 provide high image resolution imaging unit for the present invention. The EDS detector 172 added to the modified SORIL 180 also provides an ability of identifying composition of defects.

U.S. patent application Ser. No. 13/303,953 in titled of 30 "Smart Defect Review for Semiconductor Integrated Circuit" by Wang et al., filed in Nov. 23, 2011, all of which is incorporated herein by reference. As shown in FIG. 200, the present invention adopted the smart sampling review filter 240 algorism developed by Wang et al. to set up a defect inspection or defect review plan, which instruct the inspection/review tool to locate defects from a confined area instead of the whole wafer based on previous loaded information. The present invention also adopted the universal defect identification unit 250 algorism to identify defects 40 through image comparison developed by Wang, et al.

Hot spot information of a specific semiconductor fabrication process with a specific processing tool maybe come from numerical simulation, wafer map analysis, and output file from other defect scanning tool. A "recipe" is con- 45 structed for a SEM-base defect inspection/review tool to instruct the tool perform defect inspection/review on those "hot spot" positions, to examine the possible defect positions with high resolution, to classify the real defect according to the defect shape, size, physical characteristics, and 50 fabrication process. A wafer "weak point" map illustrates real defect distribution can be constructed after perform wafer map analysis according to the output of SEM-based defect review. Base on the result of the defect inspection/ review tool, a fab manager can recommend corrective 55 actions to the corresponding process or processing tool thereafter improve the yield of the fabrication process.

For a semiconductor fabrication process or processing tool that without previous experience to determine wafer "hot spot", one embodiment of the present invention to set 60 up the inspection/review tool's own "weak point" map according to the inspection/review result of previous wafers. FIG. 3 illustrates a block diagram describing the key composition of the tool that performs weak point inspection in the present invention. Block 301 the wafer load/unload 65 assembly which consists with the loading unit 220 of FIG. 2; block 302 the recipe assembly which consists with the

6

smart review sampling filter 240 of FIG. 2; block 303 the examining assembly which consists with the imaging unit 100 of FIG. 2; block 304 the defect-finding algorism which consists with the universal defect identification unit 250 of FIG. 2; block 305 the data management algorism which consists with the combination of two function block data classification 260 and data export 270 of FIG. 2. A wafer map regarding defect distribution is constructed at the block 305.

FIG. 4 illustrates a flowchart to perform the self "weak point" inspection according to one embodiment of the present invention. A "lot" of wafers is sent to the defect inspection/review tool 100 (will be refer as tool 100 here since) and a wafer is loaded. The recipe will check if a wafer map already exists in database regarding the loaded wafer. If the answer is no, the wafer is undergoing a full wafer inspection, a full wafer inspection plan is setup accordingly as the step 430 and 434 illustrated in FIG. 4. If the answer is yes, the wafer map is loaded from database and a "weak point" inspection plan is setup to cover the defect located area according to the wafer map indicates (step 420, and step 424). The step 422 is for checking if the information of wafer map can represent the incoming wafer or not. If the answer is no, the recipe will back to step 430 and perform a full inspection for the loaded wafer. If the answer is yes then the recipe will perform step 424 to set up an inspection plan only to cover the critical area that indicates by the wafer map.

The tool 100 will identify defects in step 440 using algorithm of the universal defect locating unit 250. There are several methods can be chosen for defect identification. Three points comparison method, the method identify defects by comparing images acquired from three different positions and mark error (defect) on the one deviate from the other two images. Die to golden die, the method identify defects by comparing images acquired from one die of the loaded wafer and a golden die to distinguish if a defect exists, where the golden die is refer to a perfect die without any defects. Die to design database or die to database, the method identify defects by comparing images acquired from a layout for a die or device of the loaded wafer and the original layout for a die or device on the design database.

The following step 430 is wafer mapping, this step records defects and its die/wafer location to database. The defect classification information such as defect type, size of the defect, composition of the defect if applied, process history of the wafer, coordinates on the wafer, location of the die (local coordinates), and etc., are recorded. After wafer mapping, the tool 100 compares found defects' position on the current wafer map and the previous wafer map. If the defects' position consistency is over 90% then set flag=1. Flag=1 indicates that the wafer map can pretty much represent the defect clustering area of a wafer in this "lot" and a weak point inspection plan setup according to this wafer map may cover most of the defect clustering area. If the defects' position consistency is less than 90% then set flag=0. Flag=0 indicates next wafer will perform full wafer inspection again to accumulate defect distribution information. The tool 100 utilizes the smart review sampling algorithm 240 to construct the weak point inspection plan to save inspection time when Flag is set to 1.

Step 460 releases the wafer after inspection and in step 470 the recipe will request next wafer within the "lot" if there is any, the recipe will end the batch job in step 480 if no more wafer need to be inspected within the "lot".

It is because the information of the new discovered defect within the specified area will be updated to the wafer map

7

database, therefore the weak point algorism of the present invention has self-learning ability. Since the inspecting area of the next wafer loaded is varied according to the previous inspection results, in another words, the recipe of the inspection is varied in each inspection process.

The first advantage of the present invention is increasing throughput by focusing inspection area on critical or weak point area on the wafer. The second advantage of the present invention is that knowledge learned will accumulate automatically onto the database.

Although the present invention has been explained in relation to its preferred embodiment, it is to be understood that other modifications and variation can be made without departing the spirit and scope of the invention as hereafter claimed.

What is claimed is:

- 1. An inspection apparatus for inspecting a semiconductor wafer, the inspection apparatus comprising:
 - a high resolution imaging tool comprising a source configured to provide a beam for imaging a semiconductor pattern on the semiconductor wafer;
 - a memory storing a set of instructions; and
 - a processor configured to execute the set of instructions to cause the apparatus to:
 - determine a similarity between a map representing the semiconductor wafer and a reference;
 - determine a first inspecting plan for inspecting the semiconductor wafer according to a critical area to define an inspection area on the semiconductor wafer 30 when a first condition is satisfied that is based on the similarity, wherein the first inspecting plan covers only a semiconductor fabrication defect inspection area defined by the map;
 - acquire at least one image of the semiconductor pattern 35 on the semiconductor wafer with the high resolution imaging tool using the first inspecting plan;
 - identify semiconductor fabrication defects in the inspection area according to the at least one image;
 - in response to the similarity exceeding a threshold, set a 40 semiconductor wafer map flag value to a first value, or in response to the similarity not exceeding the threshold, set the semiconductor wafer map flag value to a second value; and
 - construct the first inspecting plan when the semiconductor 45 wafer map flag is the first value, or construct a second inspecting plan when the semiconductor wafer map flag is the second value.
- 2. The inspection apparatus of claim 1, wherein the processor is configured to execute the set of instructions to 50 cause the apparatus to:
 - construct an inspection plan based on the similarity, wherein the inspection plan includes:
 - the first inspecting plan when the similarity exceeds a threshold; and
 - a second inspecting plan when the similarity does not exceed the threshold, the second inspecting plan covering a larger area than the first inspecting plan.
- **3**. The inspection apparatus of claim **1**, wherein the reference includes a semiconductor wafer map stored in the 60 memory.
- **4**. The inspection apparatus of claim **1**, wherein the reference includes a graphic database system (GDS) file.
- 5. The inspection apparatus of claim 1, wherein the first inspecting plan is determined based on at least one of the 65 following: product information identifying a feature based on a semiconductor fabrication process; and detecting

8

parameters that instruct the high resolution imaging tool what to do in the inspection area.

- 6. The inspection apparatus of claim 1, wherein the first inspecting plan comprises instructions configured to cause the high resolution imaging tool to examine the semiconductor wafer only in the critical area.
 - 7. The inspection apparatus of claim 1, wherein the high resolution imaging tool is a scanning electron microscope.
 - 8. The inspection apparatus of claim 1, wherein the at least one image comprises image pixel dimensions of not more than 0.01 μm per pixel.
 - 9. The inspection apparatus of claim 1, wherein acquiring the at least one image is performed in a shorter time than would be required to acquire a full inspection image of the semiconductor wafer.
 - 10. The inspection apparatus of claim 1, wherein the high resolution imaging tool is an optical inspection system.
- 11. A method of inspecting a semiconductor wafer, comprising:
 - determining a similarity between a map representing the semiconductor wafer and a reference;
- determining a first inspecting plan according to a critical area to define an inspection area on the semiconductor wafer when a first condition is satisfied that is based on the similarity, wherein the first inspecting plan covers only a semiconductor fabrication defect inspection area defined by the map;
- examining the semiconductor wafer with a high resolution imaging tool using the first inspecting plan;
- identifying semiconductor fabrication defects in the inspection area according to at least one image taken by the high resolution imaging tool; and
- in response to the similarity exceeding a threshold, setting a semiconductor wafer map flag value to a first value;
- constructing the first inspecting plan when the semiconductor wafer map flag is the first value.
- 12. The method of claim 11, wherein the map representing the semiconductor wafer includes process information.
- 13. The method of claim 11, wherein the map representing the semiconductor wafer includes coordinates of semiconductor fabrication defects.
 - 14. The method of claim 11, further comprising:
 - constructing an inspection plan based on the determination of the similarity, wherein the inspection plan includes:
 - the first inspecting plan when the similarity exceeds a threshold; and
 - a second inspecting plan when the similarity does not exceed the threshold, the second inspecting plan covering a larger area than the first inspecting plan.
- 15. The method of claim 11, wherein the map comprises at least one of the following: a possible semiconductor fabrication defect location within a die or a device provided by a prediction of a numerical simulation; a verified result of a previous inspection output of other semiconductor fabrication defect scanning tool; and a historical semiconductor wafer map result collected from a previous semiconductor wafer that experienced all fabrication processes.
- **16**. The method of claim **15**, wherein the possible semi-conductor fabrication defect location comprises a forerunner to semiconductor fabrication defects.

- 17. The method of claim 11, further comprising determining a second inspecting plan according to full semiconductor wafer inspection when the first condition is not satisfied.
- **18**. The method of claim **11**, wherein the reference 5 includes a semiconductor wafer map stored in a database.

19. The method of claim **11**, further comprising:

- in response to the similarity not exceeding the threshold, setting the semiconductor wafer map flag value to a second value; and
- constructing a second inspecting plan when the semiconductor wafer map flag is the second value.
- 20. The method of claim 11, wherein
- the high resolution imaging tool is a scanning electron microscope.
- 21. A non-transitory computer readable medium that ¹⁵ stores a set of instructions that is executable by at least one processor of an inspection apparatus to cause the inspection apparatus to perform a method for inspecting a semiconductor wafer, the method comprising:

determining a similarity between a map representing the 20 semiconductor wafer and a reference;

determining a first inspecting plan according to a critical area to define an inspection area on the semiconductor wafer when a first condition is satisfied that is based on the similarity, wherein the first inspecting plan covers only a semiconductor fabrication defect inspection area defined by the map;

10

examining the semiconductor wafer with a high resolution imaging tool using the first inspecting plan;

identifying semiconductor fabrication defects in the inspection area according to at least one image taken by the high resolution imaging tool;

in response to the similarity exceeding a threshold, setting a semiconductor wafer map flag value to a first value, or in response to the similarity not exceeding the threshold, setting the semiconductor wafer map flag value to a second value; and

constructing the first inspecting plan when the semiconductor wafer map flag is the first value, or constructing a second inspecting plan when the semiconductor wafer map flag is the second value, the second inspecting plan covering a larger area than the first inspecting plan.

22. The medium of claim 21, wherein the instructions are executable by the at least one processor of the apparatus to cause the apparatus to further perform:

determining a second inspecting plan according to full semiconductor wafer inspection when the first condition is not satisfied.

23. The medium of claim 21, wherein

the high resolution imaging tool is a scanning electron microscope.

* * * * *