

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication

20250261394

Kind Code

A1

Publication Date

August 14, 2025

Inventor(s)

GUO; Jia et al.

DEVICES IMPLEMENTING SELECTIVE CAP LAYERS AND PROCESSES FOR IMPLEMENTING THE SAME

Abstract

A device includes a substrate, a channel layer on the substrate, a barrier layer on the channel layer, a source electrically coupled to the barrier layer and/or the channel layer, a gate at least partially on the barrier layer, and a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under an edge of the gate at a drain side.

Inventors: GUO; Jia (New Hill, NC), KING; Matt (Wake Forest, NC), HU; Zongyang (New Hill, NC), SHEPPARD; Scott (Chapel Hill, NC), TORNBLAD; Olof (San Jose, CA)

Applicant: WOLFSPEED, INC. (Durham, NC)

Family ID: 96660446

Appl. No.: 18/438015

Filed: February 09, 2024

Publication Classification

Int. Cl.: H01L29/778 (20060101); H01L29/20 (20060101); H01L29/40 (20060101); H01L29/66 (20060101)

U.S. Cl.:

CPC H10D30/475 (20250101); H10D30/015 (20250101); H10D62/8503 (20250101); H10D64/111 (20250101);

Background/Summary

FIELD OF THE DISCLOSURE

[0001] The disclosure relates to devices implementing selective cap layers. The disclosure also relates to processes for implementing devices having selective cap layers.

BACKGROUND OF THE DISCLOSURE

[0002] Group III-nitride based high-electron mobility transistors (HEMTs) are very promising candidates for high power amplifiers, radiofrequency (RF) applications, and also for low frequency high power switching applications since the material properties of Group III-nitrides, such as gallium nitride (GaN) and its alloys enable achievement of high voltage and high current along with high RF gain and linearity for RF applications. However, HEMTs still experience undesirable generation of electric field and/or generation of parasitic capacitances.

[0003] Accordingly, there is a need reduce generation of electric field and/or generation of parasitic capacitances to improve higher power performance in Group III-nitride HEMTs. Moreover, there is a need reduce generation of electric field and/or generation of parasitic capacitances to improve linearity in Group III-nitride HEMTs.

SUMMARY OF THE DISCLOSURE

[0004] In one aspect, a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the barrier layer and/or the channel layer. The device further includes a gate at least partially on the barrier layer. The device in addition includes a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under an edge of the gate at a drain side and the cap layer extending on the barrier layer at least from the edge of the gate on the drain side. The device also includes where the cap layer does not extend to an edge of the gate on a source side.

[0005] In one aspect, a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source to the barrier layer and/or the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate at least partially on the barrier layer and arranging an edge of the gate at a drain side on the cap layer. The process also includes where the cap layer extends at least from an edge of the gate on a drain side and the cap layer does not extend to an edge of the gate on a source side.

[0006] In one aspect, a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the barrier layer and/or the channel layer. The device further includes a gate at least partially on the barrier layer. The device in addition includes a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under an edge of the gate. The device also includes where the cap layer comprises an end portion. The device further includes where the gate is arranged on the end portion of the cap layer.

[0007] In one aspect, a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source to the barrier layer and/or the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate at least partially on the barrier layer and arranging an edge of the gate at a drain side on the cap layer. The process also includes where the cap layer comprises an end portion. The process further includes where the gate is arranged on the end portion of the cap layer.

[0008] In one aspect, a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the channel layer. The device further includes a gate having a bottom surface on the barrier layer. The device in addition includes a drain electrically coupled to the channel layer. The device moreover includes a cap layer on the barrier layer, where a portion of the bottom surface of the gate is directly on at least a portion of the cap layer.

[0009] In one aspect, a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source electrically coupled to the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate having a bottom surface on the barrier layer. The process also includes where a portion of the bottom surface of the gate is directly on at least a portion of the cap layer.

[0010] In one aspect, a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the barrier layer and/or the channel layer. The device further includes a gate at least partially on the barrier layer. The device in addition includes a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under a drain side of the gate and the cap layer is not arranged under a source side of the gate.

[0011] In one aspect, a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source to the barrier layer and/or the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate at least partially on the barrier layer. The process also includes where the cap layer is structured, configured, and/or arranged under a drain side of the gate and the cap layer is not arranged under a source side of the gate.

[0012] Additional features, advantages, and aspects of the disclosure may be set forth or apparent from consideration of the following detailed description, drawings, and claims. Moreover, it is to be understood that both the foregoing summary of the disclosure and the following detailed description are exemplary and intended to provide further explanation without limiting the scope of the disclosure as claimed.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] The accompanying drawings, which are included to provide a further understanding of the disclosure, are incorporated in and constitute a part of this specification, illustrate aspects of the disclosure and together with the detailed description serve to explain the principles of the disclosure. No attempt is made to show structural details of the disclosure in more detail than may be necessary for a fundamental understanding of the disclosure and the various ways in which it may be practiced. In the drawings:

[0014] FIG. 1 shows a cross-sectional view of one aspect of a transistor according to the disclosure.

[0015] FIG. 2 shows a partial cross-sectional view the transistor according to FIG. 1.

[0016] FIG. 3 shows a partial cross-sectional view the transistor according to aspects of the disclosure.

[0017] FIG. 4 shows a partial cross-sectional view the transistor according to aspects of the

disclosure.

[0018] FIG. 5 shows a partial cross-sectional view the transistor according to aspects of the disclosure during a first processing step.

[0019] FIG. 6 shows a partial cross-sectional view the transistor according to FIG. 5 during a second processing step.

[0020] FIG. 7 shows a partial cross-sectional view the transistor according to FIG. 5 during a third processing step.

[0021] FIG. 8 shows a partial cross-sectional view the transistor according to FIG. 5 during a fourth processing step.

[0022] FIG. 9 shows a partial cross-sectional view the transistor according to FIG. 5 during a fifth processing step.

[0023] FIG. 10 shows a partial cross-sectional view the transistor according to FIG. 5 during a sixth processing step.

[0024] FIG. 11 shows a partial cross-sectional view the transistor according to FIG. 5 during a seventh processing step.

[0025] FIG. 12 shows a partial cross-sectional view the transistor according to FIG. 5 during an eighth processing step.

[0026] FIG. 13 shows an exemplary process of implementing a transistor according to the disclosure.

[0027] FIG. 14 illustrates a graph of the electric field versus distance comparing the transistor according to the disclosure and a commensurate transistor implemented without the cap layer.

DETAILED DESCRIPTION OF THE DISCLOSURE

[0028] The aspects of the disclosure and the various features and advantageous details thereof are explained more fully with reference to the non-limiting aspects and examples that are described and/or illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale, and features of one aspect may be employed with other aspects as the skilled artisan would recognize, even if not explicitly stated herein. Descriptions of well-known components and processing techniques may be omitted so as to not unnecessarily obscure the aspects of the disclosure. The examples used herein are intended merely to facilitate an understanding of ways in which the disclosure may be practiced and to further enable those of skill in the art to practice the aspects of the disclosure. Accordingly, the examples and aspects herein should not be construed as limiting the scope of the disclosure, which is defined solely by the appended claims and applicable law. Moreover, it is noted that like reference numerals represent similar parts throughout the several views of the drawings.

[0029] It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.

[0030] It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the another element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. Likewise, it will be understood that when an element such as a layer, region, or substrate is referred to as being “over” or extending “over” another element, it can be directly over or extend directly over the another element or intervening elements may also be present. In contrast, when an element is referred to as being “directly over” or extending “directly over” another element, there are no intervening elements present. It will also be understood that

when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the another element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

[0031] Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.

[0032] The terminology used herein is for the purpose of describing particular aspects only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including” when used herein specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

[0033] Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

[0034] In addition to the type of structure, the characteristics of the semiconductor material from which a transistor is formed may also affect operating parameters. Of the characteristics that affect a transistor's operating parameters, the capacitance and the power gain may have an effect on a transistor's operational characteristics.

[0035] Capacitance may be a ratio of the change in an electric charge in a system to the corresponding change in an electric potential of the system. Reducing capacitance between an output and an input of a transistor may result in improved performance.

[0036] Power gain may be a measure of the ability to increase the power or amplitude of a signal from the input to the output port by adding energy converted from a power supply to the signal. It may be defined as the mean ratio of the signal amplitude or power at the output to the amplitude or power at the input. Increasing power gain of a transistor may result in improved performance. Other known power gain measures and characteristics are contemplated as well.

[0037] The disclosure includes both extrinsic and intrinsic semiconductors. Intrinsic semiconductors are undoped (pure). Extrinsic semiconductors are doped, meaning an agent has been introduced to change the electron and hole carrier concentration of the semiconductor at thermal equilibrium. Both p-type and n-type semiconductors are disclosed, with p-types having a larger hole concentration than electron concentration, and n-types having a larger electron concentration than hole concentration.

[0038] Silicon carbide (SiC) has excellent physical and electronic properties, which should theoretically allow production of electronic devices that can operate at higher temperatures, higher power, and higher frequency than devices produced from silicon (Si) or gallium arsenide (GaAs). The high electric breakdown field of about 4×10^6 V/cm, high saturated electron drift velocity of about 2.0×10^7 cm/sec and high thermal conductivity of about $4.9 \text{ W/cm}^\circ \text{K}$ indicate that SiC would be suitable for high frequency and high power applications.

[0039] As used herein, the term “Group III-nitride” refers to those semiconducting compounds formed between nitrogen and one or more elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and indium (In). The term also refers to binary, ternary, and quaternary compounds such as GaN, AlGa_xN_{1-x}, and AlInGa_{1-x-y}N_{x-y}. The Group III elements can combine

with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGa_xN), and quaternary (e.g., AlInGa_{1-x}N) compounds. These compounds may have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as Al_xGa_{1-x}N where $1 > x > 0$ are often used to describe these compounds.

[0040] The disclosure is directed to devices implementing selective cap layers. The disclosure is further directed to processes for with devices implementing selective cap layers.

[0041] Further, the disclosure is directed to devices implementing selective cap layers to reduce generation of electric field. Further, the disclosure is further directed to processes for implementing devices with selective cap layers to reduce generation of electric field.

[0042] Further, the disclosure is directed to devices implementing selective cap layers to reduce generation of parasitic capacitances. Further, the disclosure is further directed to processes for implementing devices with selective cap layers to reduce generation of parasitic capacitances.

[0043] Further, the disclosure is directed to devices implementing selective cap layers for high breakdown voltage. Further, the disclosure is further directed to processes for implementing devices with selective cap layers for high breakdown voltage.

[0044] Additionally, the disclosure is directed to devices implementing selective cap layers for high power gain. Additionally, the disclosure is further directed to processes for implementing devices with selective cap layers for high power gain.

[0045] In aspects, the devices may include transistors, high-electron mobility transistors (HEMTs) devices, HEMT radiofrequency (RF) devices, gallium nitride (GaN) HEMT devices, GaN HEMT RF devices, and/or the like. In aspects, the devices may be implemented as discrete devices, monolithic microwave integrated circuit (MMIC) devices, and/or the like.

[0046] The disclosed device structures and process of implementing device structures may improve high power performance and linearity of devices, such as transistors, HEMT devices, HEMT RF devices, GaN HEMT devices, GaN HEMT RF devices, and/or the like through a reduction of an electrical field and minimization of parasitic capacitances.

[0047] The disclosed device structures and process of implementing device structures may improve device performance over current technology. In particular, the disclosed device structures and process of implementing device structures may include a selective cap layer around a gate edge at a drain side that may reduce peak electric field $>10\%$ and decrease C_{gd} (gate drain capacitance). The 10% lower peak electric field may increase the breakdown voltage and improve reliability.

[0048] Further, reducing C_{gd} may increase a power gain of the device. The reduced electron charge density also improves the linearity. Moreover, the reduced peak electric field on the drain side may also lower ionization of traps in this region, leading to a strong suppression of the dynamic trapping amplitude, critical for the linearity performance.

[0049] In aspects, the disclosed device structures and process of implementing device structures may utilize a selective cap layer around the gate edge at the drain side together with double gate feature.

[0050] In aspects, the disclosed device structures and process of implementing device structures may implement a cap layer in a source access region and part of the drain access region that may be etched before passivation layer deposition. By removing the cap layer in the source access region and part of the drain access region, a 2DEG concentration may be kept high in these regions for low on-state resistance and high power density. In aspects, this feature may decrease a peak electric field, increase off-state breakdown voltage, reduce C_g (gate capacitance) and may allow for higher operation voltage, higher frequency performance, higher power gain, and/or the like.

[0051] In aspects, the disclosed device structures and process of implementing device structures may include depositing a passivation layer after selectively removing the cap layer.

[0052] In aspects, the disclosed device structures and process of implementing device structures may include a thickness of the cap layer in the range from 1 nm to 30 nm. In aspects, the disclosed device structures and process of implementing device structures may be Al_{sub.x}Ga_{sub.1-x}N,

where $0 \leq x \leq 1$. In aspects, x may be constant in the range from 0% to 30%, graded from 0% to 30%, and/or the like.

[0053] FIG. 1 shows a cross-sectional view of one aspect of a transistor according to the disclosure.

[0054] In particular, FIG. 1 shows a cross-sectional view of a transistor **100**. The transistor **100** may include a substrate layer **102** and a channel layer **104**. The transistor **100** may further include a barrier layer **108** arranged on the channel layer **104**. In one aspect, the barrier layer **108** may be arranged directly on the channel layer **104**. The transistor **100** may further include a source **110**, a gate **114**, and a drain **112**. In one aspect, a bandgap of the channel layer **104** may be less than a bandgap of the barrier layer **108** to form a two-dimensional electron gas (2DEG) at a heterointerface **152** between the channel layer **104** and the barrier layer **108** when biased at an appropriate level. Further, the transistor **100** may include a field plate **132**. In other aspects, as illustrated in FIG. 4, the transistor **100** may be implemented without the field plate **132**.

[0055] Additionally, the transistor **100** may include a cap layer **200**. The cap layer **200** may be configured to improve performance of the transistor **100** over current technology. In particular, the cap layer **200** may be structured, configured, and/or arranged around an edge of the gate **114** at a drain side. In this regard, a drain side of the transistor **100** may be a side of the transistor **100** as illustrated in FIG. 1 between the gate **114** and the drain **112**. Further, the cap layer **200** may be structured, configured, and/or arranged around a lower edge of the gate **114** at the drain side adjacent and/or on the barrier layer **108**. On the other hand, a source side of the transistor **100** may be a side of the transistor **100** as illustrated in FIG. 1 between the gate **114** and the source **110**.

[0056] Further, the cap layer **200** may be structured, configured, and/or arranged to reduce a peak electric field of the transistor **100** by more than 5%, 10%, 15%, 20%, or 25%. In aspects, the cap layer **200** may be structured, configured, and/or arranged to reduce a peak electric field of the transistor **100** by more than 5%-10%, 10%-15%, 15%-20%, or 20%-25%. In particular, the cap layer **200** may be structured, configured, and/or arranged to reduce a peak electric field of the transistor **100** in comparison to a commensurate transistor that does not implement the cap layer **200**.

[0057] Additionally, the cap layer **200** may be structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance) of the transistor **100**. The lower peak electric field may increase the breakdown voltage of the transistor **100**; and the lower peak electric field may improve reliability of the transistor **100**. In particular, the cap layer **200** may be structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance) of the transistor **100** in comparison to a commensurate transistor that does not implement the cap layer **200**.

[0058] Further, reducing C_{gd} may increase a power gain of the transistor **100**. The reduced electron charge density may also improve the linearity of the transistor **100**. In particular, the transistor **100** may have improved linearity compared to a commensurate transistor that does not implement the cap layer **200**.

[0059] Moreover, the reduced peak electric field on the drain side of the transistor **100** may also lower ionization of traps in this region of the transistor **100**. In particular, the transistor **100** may also lower ionization of traps in this region of the transistor **100** compared to a commensurate transistor that does not implement the cap layer **200**. In this regard, this may lead to a stronger suppression of a dynamic trapping amplitude of the transistor **100**, which may be critical for a linearity performance of the transistor **100**. In particular, the transistor **100** may have a stronger suppression of a dynamic trapping amplitude compared to a commensurate transistor that does not implement the cap layer **200**.

[0060] In aspects, the cap layer **200** may be structured, configured, and/or arranged around an edge of the gate **114** at the drain side. In aspects, the cap layer **200** may be structured, configured, and/or arranged to extend from an edge of the gate **114** on a drain side of the transistor **100**. In aspects, the cap layer **200** may be structured, configured, and/or arranged to extend from an edge of the gate **114** on a drain side of the transistor **100** toward an edge of the gate **114** on a source side of the

transistor **100**. In aspects, the cap layer **200** may not fully extend to an edge of the gate **114** on the source side of the transistor **100**. In aspects, the cap layer **200** may be structured, configured, and/or arranged under the gate **114** on a drain side of the transistor **100**; and the cap layer **200** may not be arranged under the gate **114** on the source side of the transistor **100**. In aspects, the vertical area under the gate **114** on the source side of the transistor **100** may be free of the cap layer **200**.

[0061] In aspects, the cap layer **200** may have an end portion. In aspects, the gate **114** may be arranged on the end portion of the cap layer **200**. In aspects, the gate **114** may be arranged on the end portion of the cap layer **200** between an edge of the gate **114** on a source side of the transistor **100** and an edge of the gate **114** on a drain side of the transistor **100**.

[0062] In aspects, the transistor **100** may be implemented with double gate feature configuration. In other aspects, the transistor **100** may be implemented without a double gate feature configuration as illustrated in FIG. 4.

[0063] In aspects, the cap layer **200** may be structured, configured, and/or arranged to include a thickness in the range from 1 nm to 30 nm. In this regard, a dimension of thickness may be along an axis perpendicular to a surface of the barrier layer **108** on which the cap layer **200** is arranged. In aspects, the cap layer **200** may be structured, configured, and/or arranged to include a thickness in the range from 1 nm to 2 nm, 2 nm to 3 nm, 3 nm to 4 nm, 4 nm to 5 nm, 4 nm to 6 nm, 5 nm to 6 nm, 6 nm to 7 nm, 7 nm to 8 nm, 8 nm to 14 nm, 14 nm to 20 nm, 20 nm to 24 nm, or 24 nm to 30 nm. In aspects, the cap layer **200** may be structured, configured, and/or arranged to include a thickness greater than 1 nm, 2 nm, 3 nm, 4 nm, 5 nm, 6 nm, 10 nm, 15 nm, 20 nm, or 25 nm. In aspects, the cap layer **200** may be structured, configured, and/or arranged to include a thickness less than 2 nm, 3 nm, 4 nm, 5 nm, 6 nm, 7 nm, 10 nm, 15 nm, 20 nm, 25 nm, or 30 nm.

[0064] In aspects, the cap layer **200** may be structured, configured, and/or arranged with a material that includes $\text{Al.sub.xGa.sub.1-xN}$, where $0 \leq x \leq 1$. In aspects, x may be constant in the range from 0% to 10%, graded from 0% to 10%, and/or the like. In aspects, the cap layer **200** may be structured, configured, and/or arranged with the material that includes $\text{Al.sub.xGa.sub.1-xN}$ that is non-doped, P doped, or N doped. In aspects, the cap layer **200** may be structured, configured, and/or arranged with the material that includes $\text{Al.sub.xGa.sub.1-xN}$ implanted with P dopants or N dopants. In aspects, the cap layer **200** may be structured, configured, and/or arranged with GaN. In aspects, the cap layer **200** may be structured, configured, and/or arranged with AlGaN. In aspects, the cap layer **200** may be structured, configured, and/or arranged as a single layer, a single layer of material, multiple layers, multiple layers of material, multiple layers of different materials, multiple layers of the same material, and/or the like.

[0065] In aspects, the cap layer **200** may be arranged on an upper barrier layer surface **308** of the barrier layer **108**. In aspects, the cap layer **200** may be arranged on the upper barrier layer surface **308** with intervening layers and structures therebetween. In aspects, the cap layer **200** may be arranged directly on the upper barrier layer surface **308**. In aspects, the cap layer **200** may be arranged in the upper barrier layer surface **308**.

[0066] In one aspect, the cap layer **200** may be structured and arranged partially in a protective layer **116** and/or partially under the protective layer **116**. In one aspect, the cap layer **200** may be structured and arranged partially in the protective layer **116** and partially in the barrier layer **108**. In one aspect, the cap layer **200** may be structured and arranged partially in the upper barrier layer surface **308** and partially in the barrier layer **108**.

[0067] In one aspect, the cap layer **200** may be located on the gate-drain side **140** of the transistor **100** closer to the gate **114** than the drain **112**. In aspects, the gate-drain side **140** may extend from at least from the gate **114** to the drain **112**.

[0068] In one aspect, a portion of the cap layer **200** may be under the gate **114**. In one aspect, the cap layer **200** may be located anywhere in the transistor **100** including above an interface between the barrier layer **108** and the channel layer **104**. In one aspect, the cap layer **200** may be located anywhere in the transistor **100** including in, on, and/or between the barrier layer **108** and/or the

channel layer **104**.

[0069] FIG. **2** shows a partial cross-sectional view the transistor according to FIG. **1**.

[0070] The aspects of the transistor **100** and the cap layer **200** illustrated in FIG. **2** may optionally include other aspects of the transistor **100** and the cap layer **200** described and illustrated herein. Further, other aspects of the transistor **100** and the cap layer **200** illustrated and described herein may optionally include the aspects of the transistor **100** and the cap layer **200** described and illustrated with respect to FIG. **2**. In aspects, the gate **114** may include a bottom surface on the barrier layer **108**. In aspects, the cap layer **200** may be on the barrier layer **108**. In aspects, a portion of the bottom surface of the gate **114** may be directly on at least a portion of the cap layer **200**. In aspects, the cap layer **200** may include multiple layers and subset of the multiple layers may be under the gate **114**. In aspects, the cap layer **200** may include multiple layers and all of the multiple layers of the cap layer **200** may be under the gate **114**. In aspects, the barrier layer **108** may include multiple layers. In aspects, there may be intervening layers between the gate **114** the barrier layer **108**.

[0071] With respect to FIG. **2**, the gate **114** may include a lower gate surface **304**. In aspects, the lower gate surface **304** may be arranged on the upper barrier layer surface **308**. In aspects, the lower gate surface **304** may be arranged on the upper barrier layer surface **308** with intervening layers and structures therebetween. In aspects, the lower gate surface **304** may be arranged directly on the upper barrier layer surface **308**. In aspects, the lower gate surface **304** may be the closest portion of the gate **114** to the barrier layer **108**. In aspects, other portions of the gate **114** may extend from the lower gate surface **304** toward a top of the gate **114**.

[0072] In aspects, the cap layer **200** may be structured, configured, and/or arranged to extend from an edge of the lower gate surface **304** on a drain side of the transistor **100**. In aspects, the cap layer **200** may be structured, configured, and/or arranged to extend from an edge of the lower gate surface **304** on a drain side of the transistor **100** toward a source side of the transistor **100**. In aspects, the cap layer **200** may not fully extend to an edge of the lower gate surface **304** on the source side of the transistor **100**. In aspects, the cap layer **200** may be structured, configured, and/or arranged under the lower gate surface **304** on a drain side of the transistor **100**; and the cap layer **200** may not be arranged under the lower gate surface **304** on the source side of the transistor **100**. In aspects, the vertical area under the lower gate surface **304** on the source side of the transistor **100** may be free of the cap layer **200**.

[0073] In aspects, the cap layer **200** may include a cap layer gate portion **142**. In aspects, the cap layer gate portion **142** may be arranged under the lower gate surface **304**. In aspects, the lower gate surface **304** may be arranged on the cap layer gate portion **142**. In aspects, the lower gate surface **304** may be arranged on the cap layer gate portion **142** with intervening layers and structures therebetween. In aspects, the lower gate surface **304** may be arranged directly on the cap layer gate portion **142**.

[0074] In aspects, the cap layer gate portion **142** may be an end portion of the cap layer **200**. In aspects, the lower gate surface **304** may be arranged on the end portion of the cap layer **200** or the cap layer gate portion **142**. In aspects, the lower gate surface **304** may be arranged on the end portion of the cap layer **200** or the cap layer gate portion **142** that may be arranged between an edge of the lower gate surface **304** on a source side of the transistor **100** and an edge of the lower gate surface **304** on a drain side of the transistor **100**.

[0075] In aspects, part of the lower gate surface **304** may be arranged on the upper barrier layer surface **308**; and part of the lower gate surface **304** may be arranged on the cap layer gate portion **142**. In aspects, a majority of the lower gate surface **304** may be arranged on the upper barrier layer surface **308**; and minority part of the lower gate surface **304** may be arranged on the cap layer gate portion **142**.

[0076] In aspects, the gate **114** may include a secondary gate surface **306**. In aspects, the secondary gate surface **306** may be arranged vertically above the lower gate surface **304**. In other words, the

secondary gate surface **306** may be arranged between the lower gate surface **304** and an upper surface of the gate **114**.

[0077] In aspects, the secondary gate surface **306** may be arranged on the protective layer **116**. In aspects, the secondary gate surface **306** may be arranged on the protective layer **116** with intervening layers and structures therebetween. In aspects, the secondary gate surface **306** may be arranged directly on the protective layer **116**.

[0078] In aspects, the cap layer **200** may be arranged under the secondary gate surface **306**. In aspects, the cap layer **200** may include a secondary gate cap layer portion **144** secondary gate cap layer portion **144**. In aspects, the secondary gate cap layer portion **144** may be partially arranged under the secondary gate surface **306**. In aspects, the secondary gate cap layer portion **144** may be arranged under the secondary gate surface **306**.

[0079] In aspects, the field plate **132** may include a lower field plate surface **310**. In aspects, the lower field plate surface **310** may be arranged on a spacer layer **117**. In aspects, the lower field plate surface **310** may be arranged on the spacer layer **117** with intervening layers and structures therebetween. In aspects, the lower field plate surface **310** may be arranged directly on the spacer layer **117**.

[0080] In aspects, the cap layer **200** may be arranged partially under the field plate **132**. In aspects, the cap layer **200** may include a field plate cap layer portion **148**. In aspects, the field plate cap layer portion **148** may be arranged partially under the field plate **132**. In aspects, the field plate cap layer portion **148** may be arranged under the field plate **132**. In aspects, the field plate cap layer portion **148** may be arranged completely under the field plate **132**. In aspects, the field plate cap layer portion **148** may be arranged partially under the lower field plate surface **310**. In aspects, the field plate cap layer portion **148** may be arranged under the lower field plate surface **310**. In aspects, the field plate cap layer portion **148** may be arranged completely under the lower field plate surface **310**.

[0081] In aspects, the cap layer **200** may include the cap layer gate portion **142** and the secondary gate cap layer portion **144**. In aspects, the cap layer gate portion **142** may be connected to the secondary gate cap layer portion **144** with an intervening portion of the cap layer **200**. In aspects, the cap layer gate portion **142** may be connected to the secondary gate cap layer portion **144**. In aspects, the cap layer gate portion **142** may be directly connected to the secondary gate cap layer portion **144**. In aspects, the cap layer gate portion **142** may be connected to the secondary gate cap layer portion **144** and be a continuous portion of the cap layer **200**.

[0082] In aspects, the cap layer **200** may include the field plate cap layer portion **148** and the secondary gate cap layer portion **144**. In aspects, the field plate cap layer portion **148** may be connected to the secondary gate cap layer portion **144** with an intervening portion of the cap layer **200**. In aspects, the field plate cap layer portion **148** may be connected to the secondary gate cap layer portion **144**. In aspects, the field plate cap layer portion **148** may be directly connected to the secondary gate cap layer portion **144**. In aspects, the field plate cap layer portion **148** may be connected to the secondary gate cap layer portion **144** and be a continuous portion of the cap layer **200**.

[0083] In aspects, the cap layer **200** may include the field plate cap layer portion **148** and an additional portion of the cap layer **200** extending from the field plate cap layer portion **148** toward the drain **112**. In aspects, the field plate cap layer portion **148** may be connected to the additional portion of the cap layer **200**. In aspects, the field plate cap layer portion **148** may be connected to the additional portion of the cap layer **200**. In aspects, the field plate cap layer portion **148** may be directly connected to the additional portion of the cap layer **200**. In aspects, the field plate cap layer portion **148** may be connected to the additional portion of the cap layer **200** and be a continuous portion of the cap layer **200**.

[0084] FIG. 3 shows a partial cross-sectional view the transistor according to aspects of the disclosure.

[0085] The aspects of the transistor **100** and the cap layer **200** illustrated in FIG. **3** may optionally include other aspects of the transistor **100** and the cap layer **200** described and illustrated herein. Further, other aspects of the transistor **100** and the cap layer **200** illustrated and described herein may optionally include the aspects of the transistor **100** and the cap layer **200** described and illustrated with respect to FIG. **3**.

[0086] In particular, FIG. **3** illustrates an implementation of the transistor **100** where the field plate **132** includes a portion extending over the gate **114**. Further, the transistor **100** illustrated in FIG. **3** may include the cap layer **200** as described herein. In aspects, the gate **114** may be implemented with a larger configuration. In aspects, the field plate **132** may be implemented with a larger configuration.

[0087] FIG. **4** shows a partial cross-sectional view the transistor according to aspects of the disclosure.

[0088] The aspects of the transistor **100** and the cap layer **200** illustrated in FIG. **4** may optionally include other aspects of the transistor **100** and the cap layer **200** described and illustrated herein. Further, other aspects of the transistor **100** and the cap layer **200** illustrated and described herein may optionally include the aspects of the transistor **100** and the cap layer **200** described and illustrated with respect to FIG. **4**.

[0089] In particular, FIG. **4** illustrates an implementation of the transistor **100** without an implementation of the field plate **132**. Additionally, the transistor **100** illustrated in FIG. **4** may implement the cap layer **200** as described herein.

[0090] FIG. **5** shows a partial cross-sectional view the transistor according to aspects of the disclosure during a first processing step.

[0091] FIG. **6** shows a partial cross-sectional view the transistor according to FIG. **5** during a second processing step.

[0092] FIG. **7** shows a partial cross-sectional view the transistor according to FIG. **5** during a third processing step.

[0093] FIG. **8** shows a partial cross-sectional view the transistor according to FIG. **5** during a fourth processing step.

[0094] FIG. **9** shows a partial cross-sectional view the transistor according to FIG. **5** during a fifth processing step.

[0095] FIG. **10** shows a partial cross-sectional view the transistor according to FIG. **5** during a sixth processing step.

[0096] FIG. **11** shows a partial cross-sectional view the transistor according to FIG. **5** during a seventh processing step.

[0097] FIG. **12** shows a partial cross-sectional view the transistor according to FIG. **5** during an eighth processing step.

[0098] The aspects of the transistor **100** and the cap layer **200** illustrated in FIGS. **5-12** may optionally include other aspects of the transistor **100** and the cap layer **200** described and illustrated herein. Further, other aspects of the transistor **100** and the cap layer **200** illustrated and described herein may optionally include the aspects of the transistor **100** and the cap layer **200** described and illustrated with respect to FIGS. **5-12**.

[0099] In particular, FIG. **5** shows a partial cross-sectional view the transistor according to aspects of the disclosure during a first processing step **401**, FIG. **6** shows a partial cross-sectional view the transistor according to FIG. **5** during a second processing step **402**, FIG. **7** shows a partial cross-sectional view the transistor according to FIG. **5** during a third processing step **403**, FIG. **8** shows a partial cross-sectional view the transistor according to FIG. **5** during a fourth processing step **404**, FIG. **9** shows a partial cross-sectional view the transistor according to FIG. **5** during a fifth processing step **405**, FIG. **10** shows a partial cross-sectional view the transistor according to FIG. **5** during a sixth processing step **406**, FIG. **11** shows a partial cross-sectional view the transistor according to FIG. **5** during a seventh processing step **407**, and FIG. **12** shows a partial cross-

sectional view the transistor according to FIG. 5 during an eighth processing step **408**.

[0100] In aspects, the cap layer **200** may be structured, configured, and/or arranged in a source access region and part of a drain access region as part of the first processing step **401** illustrated in FIG. 5. In other words, the cap layer **200** may be arranged on the upper barrier layer surface **308** and/or the entirety of the upper barrier layer surface **308**.

[0101] In one aspect, the cap layer **200** may include the same material as the barrier layer **108**. In one aspect, the cap layer **200** may include a different material than the barrier layer **108**. In one aspect, the cap layer **200** may include a Group III-nitride material, such as AlGaN that is regrown and may have the same composition as the barrier layer **108**. In one aspect, the cap layer **200** may include a Group III-nitride material, such as AlGaN, that is regrown and may have a different composition as the barrier layer **108**.

[0102] In some aspects, the cap layer **200** can extend uniformly, non-uniformly, and/or a changing fashion with respect to composition, doping, and/or thickness. In aspects, the cap layer **200** may be formed using known semiconductor growth techniques such as Metalorganic Chemical Vapor Deposition (MOCVD), Hydride Vapor Phase Epitaxy (HVPE), Molecular Beam Epitaxy (MBE), and/or the like. In aspects, the cap layer **200** may be formed with Lateral Epitaxial Overgrowth (LEO). In aspects, the cap layer **200** may include hot wall epitaxy.

[0103] Thereafter, the cap layer **200** may be etched. In particular, the cap layer **200** may be etched in the source access region and part of the drain access region as part of the second processing step **402** illustrated in FIG. 6. By removing the cap layer **200** in the source access region and part of the drain access region, a 2DEG concentration of the transistor **100** may be kept high in these regions for low on-state resistance and high power density. In aspects, this feature may decrease a peak electric field, increase off-state breakdown voltage, reduce C_g (gate capacitance) and may allow for higher operation voltage, higher frequency performance, higher power gain, and/or the like of the transistor **100**. Further, etching the cap layer **200** may form the cap layer gate portion **142**, the secondary gate cap layer portion **144**, and/or the field plate cap layer portion **148**. The second processing step **402** may be implemented before passivation layer deposition that may include the protective layer **116**.

[0104] Thereafter, as part of the third processing step **403** illustrated in FIG. 7, the protective layer **116** may be arranged on the cap layer **200**, the barrier layer **108**, and/or the upper barrier layer surface **308**. In aspects, the disclosed device structures and process of implementing device structures may include depositing a passivation layer after selectively remove the cap layer. In particular, the third processing step **403** may be implemented after the second processing step **402**.

[0105] As illustrated in FIG. 8, the fourth processing step **404** may include forming a gate opening **320** and a field plate opening **322**. For example, a layer of photoresist may be formed on the protective layer **116** and patterned to form the gate opening **320** and the field plate opening **322**. Thereafter, the protective layer **116** may be selectively etched through the gate opening **320** and the field plate opening **322**, for example using a dry etch, a reactive ion etch, and/or inductively coupled plasma, and/or the like to form the gate opening **320** and the field plate opening **322** in the protective layer **116**. In aspects, the gate opening **320** and/or the field plate opening **322** may partly form a double gate implementation of the gate **114**.

[0106] In aspects, a sacrificial dielectric layer may be blanket deposited over the protective layer **116** to fill the gate opening **320** and the field plate opening **322**. The sacrificial dielectric layer may be formed of the same material as the protective layer **116**. For example, both the sacrificial dielectric layer and the protective layer **116** may be formed of silicon nitride.

[0107] In aspects, a sacrificial dielectric layer maybe anisotropically etched, for example using dry etch, a reactive ion etch, and/or inductively coupled plasma, to remove portions of the sacrificial dielectric layer except for side portions on inner surfaces of the gate opening **320** of the protective layer **116** and side portions on inner surfaces of the field plate opening **322** of the protective layer **116** to form a gate aperture and a field plate aperture having rounded or beveled edges. The

protective layer **116** along with the side portions together form a surface dielectric layer on the upper barrier layer surface **308**.

[0108] Referring to FIG. **9**, the fifth processing step **405** may include providing a metal, such as gold, that may be deposited and patterned to form the gate **114** on the protective layer **116**. The gate **114** may extend through the gate opening **320** to contact the barrier layer **108**. In particular, the lower gate surface **304** may extend through the gate opening **320** to contact the barrier layer **108**.

[0109] With reference to FIG. **10**, the sixth processing step **406** may include forming the spacer layer **117**. In particular, the spacer layer **117** may be blanket deposited over the protective layer **116** and the gate **114**. The spacer layer **117** may extend through the field plate opening **322** to contact the barrier layer **108** and/or the cap layer **200**.

[0110] Referring to FIG. **11**, the seventh processing step **407** may include forming the field plate **132**. In particular, a metal, such as gold, may be deposited on the spacer layer **117** above the field plate opening **322** and patterned to form the field plate **132**. The field plate **132** may be separated from the barrier layer **108** within the field plate opening **322** by a distance corresponding to a thickness of the spacer layer **117**. The field plate **132** may be laterally spaced apart from the gate **114** approximately equal to the thickness of the spacer layer **117**. Accordingly, the field plate **132** may be self-aligned to the gate **114**. In aspects, the field plate **132**, the gate opening **320**, and the field plate opening **322** may partly form a double gate implementation of the gate **114**.

[0111] As illustrated in FIG. **12**, the eighth processing step **408** may include forming a layer **118**. In particular, the layer **118**, such as a layer of SiON, may be formed over the field plate **132** and the spacer layer **117**.

[0112] In one aspect, the cap layer **200** may be located anywhere in the transistor **100** including above an interface between the barrier layer **108** and the channel layer **104**. In one aspect, the cap layer **200** may be located anywhere in the transistor **100** including in, on, and/or between the barrier layer **108** and/or the channel layer **104**. However, for brevity of disclosure, the cap layer **200** may be illustrated and described in relation to an exemplary location.

[0113] In one aspect, the channel layer **104** is a Group III-nitride material, such as GaN, and the barrier layer **108** is a Group III-nitride material, such as AlGaN or AlN. In some aspects, there are intervening layer(s) or region(s) between the substrate layer **102** and the channel layer **104**, such as the nucleation layer **136**. In one aspect, there are intervening layer(s) or region(s) (not shown) between the channel layer **104** and the barrier layer **108**. In one aspect, the barrier layer **108** is made of multiple layers, such as an AlN barrier layer on the channel layer **104**, and an AlGaN layer on the AlN barrier layer. In one aspect, there are intervening layer(s) or region(s) between the barrier layer **108** and a protective layer **116** and/or the source **110**, the gate **114** and/or the drain **112**. In one aspect, the composition of these layers can be step-wise or continuously graded. In one aspect, the barrier layer **108** can start with a higher percentage of Al near the channel layer **104** and decrease in Al percentage away from the channel layer **104**. In aspects, the channel layer **104** may be defined as a buffer layer.

[0114] In aspects of the transistor **100** of the disclosure, the substrate layer **102** may be made of Silicon Carbide (SiC) or sapphire. In some aspects, the substrate layer **102** may be a semi-insulating SiC substrate, a p-type substrate, an n-type substrate, and/or the like. In some aspects, the substrate layer **102** may be very lightly doped. In one aspect, the background impurity levels may be low. In one aspect, the background impurity levels may be $1\text{E}15/\text{cm}^3$ or less. In one aspect, the substrate layer **102** may be formed of SiC selected from the group of 6H, 4H, 15R, 3C SiC, or the like. In another aspect, the substrate layer **102** may be GaAs, GaN, or other material suitable for the applications described herein. In another aspect, the substrate layer **102** may include sapphire, spinel, ZnO, silicon, or any other material capable of supporting growth of Group III-nitride materials.

[0115] On the substrate layer **102**, the channel layer **104**, and/or a nucleation layer **136**, may be formed. In one aspect, the channel layer **104** is formed on the substrate layer **102**. In one aspect, the

channel layer **104** is formed directly on the substrate layer **102**. In one aspect, the nucleation layer **136** may be formed on the substrate layer **102**. In one aspect, the nucleation layer **136** may be formed directly on the substrate layer **102**. Intervening layer(s) and/or region(s) are possible throughout the described structures.

[0116] In aspects of the transistor **100** of the disclosure, the nucleation layer **136** may be formed on the substrate layer **102** to reduce a lattice mismatch between the substrate layer **102** and a next layer in the transistor **100**. The nucleation layer **136** may include many different materials, such as Group III-nitride materials, with a suitable material being $\text{Al.sub.zGa.sub.1-zN}$ ($0 \leq z \leq 1$). The nucleation layer **136** may be formed on the substrate layer **102** using known semiconductor growth techniques such as Metalorganic Chemical Vapor Deposition (MOCVD), Hydride Vapor Phase Epitaxy (HVPE), Molecular Beam Epitaxy (MBE), and/or the like. In further aspects, there may be intervening layers between the nucleation layer **136** and the substrate layer **102**. In further aspects, there may be intervening layers between the nucleation layer **136** and the channel layer **104**.

[0117] The channel layer **104** may be a group III-nitride, such as GaN, Aluminum Gallium Nitride (AlGa_N), Aluminum Nitride (AlN), $\text{Al.sub.xGa.sub.yIn.sub.(1-x-y)N}$ (where $0 \leq x \leq 1$, $0 \leq y \leq 1$, $x+y \leq 1$), $\text{Al.sub.xIn.sub.yGa.sub.1-x-yN}$ (where $0 \leq x \leq 1$ and $0 \leq y \leq 1$), and the like, or another suitable material and may also include a nucleation layer **136** of a group III-nitride material, such as AlN. In one aspect, the channel layer **104** is formed of AlGa_N. The channel layer **104** may be a p-type material, or alternatively can be undoped. In one aspect, an AlN implementation of the nucleation layer **136** may be used to adhere to the substrate layer **102** and may help grow the channel layer **104**. The channel layer **104** may bind to the substrate layer **102**. In one aspect, the nucleation layer **136** may be AlGa_N.

[0118] In one aspect, the channel layer **104** may be high purity GaN. In one aspect, the channel layer **104** may be high purity GaN that may be a low-doped n-type. In one aspect, the channel layer **104** may also use a higher band gap Group III-nitride layer as a back barrier, such as an AlGa_N back barrier, on the other side of the channel layer **104** from the barrier layer **108** to achieve better electron confinement.

[0119] In aspects of the transistor **100** of the disclosure, on the channel layer **104**, the barrier layer **108** may be formed. In one aspect, the barrier layer **108** may be formed directly on the channel layer **104**. The barrier layer **108** may provide an additional layer between the channel layer **104** and the source **110**, the drain **112**, and the gate **114**. The barrier layer **108** may be AlGa_N, AlN, a Group III-nitride, InAlGa_N, or another suitable material. In one aspect, the barrier layer **108** may be AlGa_N. In one aspect, the barrier layer **108** may be undoped. In one aspect, the barrier layer **108** may be doped. In one aspect, the barrier layer **108** may be an n-type material. In some aspects, the barrier layer **108** may have multiple layers of n-type material having different carrier concentrations. In one aspect, the barrier layer **108** may be a Group III-nitride or a combination thereof. In one aspect, a bandgap of the channel layer **104** may be less than a bandgap of the barrier layer **108**. In one aspect, a bandgap of the channel layer **104** may be less than a bandgap of the barrier layer **108** to form a two-dimensional electron gas (2DEG) at a heterointerface **152** between the channel layer **104** and barrier layer **108** when biased at an appropriate level. In one aspect, additional Group III-nitride layer(s) or region(s) and/or other layer(s) or region(s) of different materials are possible on the barrier layer **108** and/or in the overall structure. Any of the layers and/or regions can have uniform, non-uniform, graded and/or changing composition, thicknesses, and/or doping.

[0120] In aspects of the transistor **100** of the disclosure, the source **110** and/or the drain **112** may be connected directly to the barrier layer **108**. In one aspect, the source **110** and/or drain **112** may be connected indirectly to the barrier layer **108**. In one aspect, the barrier layer **108** may include a region under the source **110** and/or drain **112** that is an N⁺ material. In one aspect, the barrier layer **108** may include a region under the source **110** and/or drain **112** that is Si doped.

[0121] In aspects of the transistor **100** of the disclosure, the source **110** and/or the drain **112** may be

connected directly to the channel layer **104**. In one aspect, the source **110** and/or drain **112** may be connected indirectly to the channel layer **104**. In one aspect, the channel layer **104** may include a region under the source **110** and/or drain **112** that is an N⁺ material. In one aspect, the channel layer **104** may include a region under the source **110** and/or drain **112** that is Si doped.

[0122] To protect and separate the gate **114** and the drain **112**, the protective layer **116** may be arranged on the barrier layer **108**, on a side opposite the channel layer **104**, adjacent the gate **114** and the drain **112**. The protective layer **116** may be a passivation layer made of SiN, AlO, SiO, SiO.sub.2, AlN, SiON, or the like, or a combination incorporating multiple layers thereof. In one aspect, the protective layer **116** is a passivation layer made of SiN. In one aspect, the protective layer **116** can be deposited using MOCVD, plasma chemical vapor deposition (CVD), hot-filament CVD, or sputtering. In one aspect, the protective layer **116** may include deposition of Si.sub.3N.sub.4. In one aspect, the protective layer **116** forms an insulating layer. In one aspect, the protective layer **116** forms an insulator. In one aspect, the protective layer **116** may be a dielectric.

[0123] In aspects of the transistor **100** of the disclosure, the spacer layer **117** may be formed over the gate **114** between the source **110** and the drain **112**. In one aspect, the spacer layer **117** may include a layer of non-conducting material such as a dielectric. In one aspect, the spacer layer **117** may include a number of different layers of dielectrics or a combination of dielectric layers. In one aspect, the spacer layer **117** may be many different thicknesses, with a suitable range of thicknesses being approximately 0.05 to 2 microns.

[0124] In one aspect, the protective layer **116** may be a protective layer, a spacer layer, an overlayer, a dielectric layer, and/or the like. In one aspect, the protective layer **116** may include a material such as a dielectric or insulating material, such as SiN, SiO₂, etc. In some aspects the protective layer **116** may be a passivation layer, such as SiN, AlO, SiO, SiO.sub.2, AlN, SiON, or the like, or a combination incorporating multiple layers thereof.

[0125] In one aspect, the spacer layer **117** may be a protective layer, a spacer layer, an overlayer, a dielectric layer, and/or the like. In one aspect, the spacer layer **117** may include a material such as a dielectric or insulating material, such as SiN, SiO₂, etc. In some aspects the spacer layer **117** may be a passivation layer, such as SiN, AlO, SiO, SiO.sub.2, AlN, SiON, or the like, or a combination incorporating multiple layers thereof.

[0126] In one aspect, the layer **118** may be a protective layer, a spacer layer, an overlayer, a dielectric layer, and/or the like. In one aspect, the layer **118** may include a material such as a dielectric or insulating material, such as SiN, SiO₂, etc. In some aspects the layer **118** may be a passivation layer, such as SiN, AlO, SiO, SiO.sub.2, AlN, SiON, or the like, or a combination incorporating multiple layers thereof.

[0127] In aspects of the transistor **100** of the disclosure, the channel layer **104** may be designed to be of the high purity type where the Fermi level is in the upper half of the bandgap, which minimizes slow trapping effects normally observed in GaN HEMTs. In this regard, the traps under the Fermi level are filled always and thus slow transients may be prevented. In some aspects, the channel layer **104** may be as thin as possible consistent with achieving good crystalline quality. Applicants have already demonstrated 0.4 μm layers with good quality.

[0128] In aspects of the transistor **100** of the disclosure, the nucleation layer **136** may include a Group III-nitride nucleation layer and/or channel layer **104** may be grown on the substrate layer **102** via an epitaxial crystal growth method, such as MOCVD (Metalorganic Chemical Vapor Deposition), HVPE (Hydride Vapor Phase Epitaxy) and/or MBE (Molecular Beam Epitaxy). The formation of the nucleation layer may depend on the material of the substrate layer **102**.

[0129] In aspects of the transistor **100** of the disclosure, a gate contact may be provided for the gate **114** in between the source **110** and the drain **112**. Furthermore, in certain aspects of the disclosure, the gate contact may be disposed on the barrier layer **108**. In one aspect, the gate contact may be disposed directly on the barrier layer **108**.

[0130] The gate **114** may be formed of platinum (Pt), nickel (Ni), and/or gold (Au), however, other

metals known to one skilled in the art to achieve the Schottky effect, may be used. In one aspect, the gate **114** may include a Schottky gate contact that may have a three layer structure. Such a structure may have advantages because of the high adhesion of some materials. In one aspect, the gate **114** may further include an overlayer of highly conductive metal. In one aspect, the gate **114** may be configured as a T-shaped gate.

[0131] In aspects of the transistor **100** of the disclosure, one or more metal overlayers may be provided on one or more of the source **110**, the drain **112**, and the gate **114**. The overlayers may be Au, Silver (Ag), Al, Pt, Ti, Si, Ni, Al, and/or Copper (Cu). Other suitable highly conductive metals may also be used for the overlayers.

[0132] In one aspect, the field plate **132** may be arranged on the spacer layer **117** between the gate **114** and the drain **112**. In one aspect, the field plate **132** may be deposited on the spacer layer **117** between the gate **114** and the drain **112**. In some aspects, the field plate **132** may be adjacent the gate **114** and the spacer layer **117** of dielectric material may be included at least partially over the gate **114** to isolate the gate **114** from the field plate **132**. In some aspects, the field plate **132** may overlap the gate **114** and the spacer layer **117** of dielectric material may be included at least partially over the gate **114** to isolate the gate **114** from the field plate **132**.

[0133] The field plate **132** may extend different distances from the edge of the gate **114**, with a suitable range of distances being approximately 0.1 to 2 microns. In some aspects, the field plate **132** may include many different conductive materials with a suitable material being a metal, or combinations of metals, deposited using standard metallization methods. In one aspect, the field plate **132** may include titanium, gold, nickel, titanium/gold, nickel/gold, or the like.

[0134] In one aspect, the field plate **132** may be formed on the spacer layer **117** between the gate **114** and the drain **112**, with the field plate **132** being in proximity to the gate **114** but not overlapping the gate **114**. In one aspect, a space between the gate **114** and field plate **132** may be wide enough to isolate the gate **114** from the field plate **132**, while being small enough to maximize a field effect provided by the field plate **132**.

[0135] In certain aspects, the field plate **132** may reduce a peak operating electric field in the transistor **100**. In certain aspects, the field plate **132** may reduce the peak operating electric field in the transistor **100** and may increase the breakdown voltage of the transistor **100**. In certain aspects, the field plate **132** may reduce the peak operating electric field in the transistor **100** and may reduce trapping in the transistor **100**. In certain aspects, the field plate **132** may reduce the peak operating electric field in the transistor **100** and may reduce leakage currents in the transistor **100**.

[0136] In aspects of the transistor **100** of the disclosure, the source **110** and the drain **112** may be symmetrical with respect to the gate **114**. In some switch device application aspects, the source **110** and the drain **112** may be symmetrical with respect to the gate **114**.

[0137] FIG. **13** shows an exemplary process of implementing a transistor according to the disclosure.

[0138] In particular, FIG. **13** shows an exemplary process of implementing a transistor **800** of the disclosure. In particular, the process of implementing a transistor **800** may be a process for making the transistor **100** of the disclosure. It should be noted that the process of implementing a transistor **800** is merely exemplary and may be modified consistent with the various aspects disclosed herein.

[0139] The process of implementing a transistor **800** may include forming a substrate layer **802**. In particular, the forming a substrate layer **802** may include forming a substrate layer **102** as disclosed herein.

[0140] In aspects, the substrate layer **102** may be made of Silicon Carbide (SiC) or sapphire. In some aspects, the substrate layer **102** may be a semi-insulating SiC substrate, a p-type substrate, an n-type substrate, and/or the like. In some aspects, the substrate layer **102** may be very lightly doped. In one aspect, the background impurity levels may be low. In one aspect, the background impurity levels may be $1E15/cm.sup.3$ or less. The substrate layer **102** may be formed of SiC selected from the group of 6H, 4H, 15R, 3C SiC, or the like. In another aspect, the substrate layer

102 may be GaAs, GaN, or other material suitable for the applications described herein. In another aspect, the substrate layer **102** may include spinel, ZnO, silicon, or any other material capable of supporting growth of Group III-nitride materials.

[0141] The process of implementing a transistor **800** may include forming a channel layer **804**. In particular, the forming a channel layer **804** may include forming the channel layer **104** as disclosed herein.

[0142] In aspects, the channel layer **104** may be grown or deposited on the substrate layer **102**. In one aspect, the channel layer **104** may be GaN. In another aspect, the channel layer **104** may be formed with LEO. In one aspect, the nucleation layer **136** may be formed on the substrate layer **102** and the channel layer **104** may be formed on the nucleation layer **136**. The channel layer **104** may be grown or deposited on the nucleation layer **136**. In one aspect, the channel layer **104** may be GaN. In another aspect, the channel layer **104** may be formed with LEO.

[0143] The process of implementing a transistor **800** may include forming a barrier layer **806**. In particular, the forming a barrier layer **806** may include forming the barrier layer **108** as disclosed herein.

[0144] In aspects, the barrier layer **108** may be an n-type conductivity layer or may be undoped. In one aspect, the barrier layer **108** may be AlGaIn. In one aspect, the barrier layer **108** may be formed directly on the channel layer **104**. The barrier layer **108** may provide an additional layer between the channel layer **104** and the source **110**, the drain **112**, and the gate **114**. The barrier layer **108** may be AlGaIn, AlN, a Group III-nitride, InAlGaIn, or another suitable material. In one aspect, the barrier layer **108** may be AlGaIn. In one aspect, the barrier layer **108** may be undoped. In one aspect, the barrier layer **108** may be doped. In one aspect, the barrier layer **108** may be an n-type material. In some aspects, the barrier layer **108** may have multiple layers of n-type material having different carrier concentrations. In one aspect, the barrier layer **108** may be a Group III-nitride or a combination thereof. In one aspect, a bandgap of the channel layer **104** may be less than a bandgap of the barrier layer **108**. In one aspect, a bandgap of the channel layer **104** may be less than a bandgap of the barrier layer **108** to form a two-dimensional electron gas (2DEG) at a heterointerface **152** between the channel layer **104** and barrier layer **108** when biased at an appropriate level. In one aspect, additional Group III-nitride layer(s) or region(s) and/or other layer(s) or region(s) of different materials are possible on the barrier layer **108** and/or in the overall structure. Any of the layers and/or regions can have uniform, non-uniform, graded and/or changing composition, thicknesses, and/or doping.

[0145] The process of implementing a transistor **800** may include forming a cap layer **808**. In particular, the forming a cap layer **808** may include forming the cap layer **200** as disclosed herein.

[0146] In aspects, the forming a cap layer **808** may include the first processing step **401** illustrated in FIG. 5. In aspects, the cap layer **200** may be structured, configured, and/or arranged in a source access region and part of a drain access region as part of the first processing step **401** illustrated in FIG. 5. In other words, the cap layer **200** may be arranged on the upper barrier layer surface **308** and/or the entirety of the upper barrier layer surface **308**.

[0147] In one aspect, the cap layer **200** may include the same material as the barrier layer **108**. In one aspect, the cap layer **200** may include a different material than the barrier layer **108**. In one aspect, the cap layer **200** may include a Group III-nitride material, such as AlGaIn that is regrown and may have the same composition as the barrier layer **108**. In one aspect, the cap layer **200** may include a Group III-nitride material, such as AlGaIn, that is regrown and may have a different composition as the barrier layer **108**.

[0148] In some aspects, the cap layer **200** can extend uniformly, non-uniformly, and/or a changing fashion with respect to composition, doping, and/or thickness. In aspects, the cap layer **200** may be formed using known semiconductor growth techniques such as Metalorganic Chemical Vapor Deposition (MOCVD), Hydride Vapor Phase Epitaxy (HVPE), Molecular Beam Epitaxy (MBE), and/or the like. In aspects, the cap layer **200** may be formed with Lateral Epitaxial Overgrowth

(LEO). In aspects, the cap layer **200** may include hot wall epitaxy.

[0149] In aspects, the forming a cap layer **808** may include the second processing step **402** illustrated in FIG. **6**. In particular, the cap layer **200** may be etched in the source access region and part of the drain access region as part of the second processing step **402** illustrated in FIG. **6**. By removing the cap layer **200** in the source access region and part of the drain access region, a 2DEG concentration of the transistor **100** may be kept high in these regions for low on-state resistance and high power density. In aspects, this feature may decrease a peak electric field, increase off-state breakdown voltage, reduce C_g (gate capacitance) and may allow for higher operation voltage, higher frequency performance, higher power gain, and/or the like of the transistor **100**. Further, etching the cap layer **200** may form the cap layer gate portion **142**, the secondary gate cap layer portion **144**, and/or the field plate cap layer portion **148**. The second processing step **402** may be implemented before passivation layer deposition that may include the protective layer **116**.

[0150] In aspects, the forming a cap layer **808** may include the third processing step **403** illustrated in FIG. **7**. In particular, as part of the third processing step **403** illustrated in FIG. **7**, the protective layer **116** may be arranged on the cap layer **200**, the barrier layer **108**, and/or the upper barrier layer surface **308**. In aspects, the disclosed device structures and process of implementing device structures may include depositing a passivation layer after selectively remove the cap layer. In particular, the third processing step **403** may be implemented after the second processing step **402**.

[0151] In aspects, the forming a cap layer **808** may include the fourth processing step **404** illustrated in FIG. **8**. In particular, the fourth processing step **404** may include forming a gate opening **320** and a field plate opening **322**. For example, a layer of photoresist may be formed on the protective layer **116** and patterned to form the gate opening **320** and the field plate opening **322**. Thereafter, the protective layer **116** may be selectively etched through the gate opening **320** and the field plate opening **322**, for example using a dry etch, a reactive ion etch, and/or inductively coupled plasma, and/or the like to form the gate opening **320** and the field plate opening **322** in the protective layer **116**. In aspects, the gate opening **320** and/or the field plate opening **322** may partly form a double gate implementation of the gate **114**.

[0152] In aspects, a sacrificial dielectric layer may be blanket deposited over the protective layer **116** to fill the gate opening **320** and the field plate opening **322**. The sacrificial dielectric layer may be formed of the same material as the protective layer **116**. For example, both the sacrificial dielectric layer and the protective layer **116** may be formed of silicon nitride.

[0153] In aspects, a sacrificial dielectric layer maybe anisotropically etched, for example using dry etch, a reactive ion etch, and/or inductively coupled plasma, to remove portions of the sacrificial dielectric layer except for side portions on inner surfaces of the gate opening **320** of the protective layer **116** and side portions on inner surfaces of the field plate opening **322** of the protective layer **116** to form a gate aperture and a field plate aperture having rounded or beveled edges. The protective layer **116** along with the side portions together form a surface dielectric layer on the upper barrier layer surface **308**.

[0154] In aspects, the forming a cap layer **808** may include the fifth processing step **405** illustrated in FIG. **9**. In particular, the fifth processing step **405** may include providing a metal, such as gold, that may be deposited and patterned to form the gate **114** on the protective layer **116**. The gate **114** may extend through the gate opening **320** to contact the barrier layer **108**. In particular, the lower gate surface **304** may extend through the gate opening **320** to contact the barrier layer **108**.

[0155] In aspects, the forming a cap layer **808** may include the sixth processing step **406** illustrated in FIG. **10**. In particular, the sixth processing step **406** may include forming the spacer layer **117**. In particular, the spacer layer **117** may be blanket deposited over the protective layer **116** and the gate **114**. The spacer layer **117** may extend through the field plate opening **322** to contact the barrier layer **108** and/or the cap layer **200**.

[0156] In aspects, the forming a cap layer **808** may include the seventh processing step **407** illustrated in FIG. **11**. In particular, the seventh processing step **407** may include forming the field

plate **132**. In particular, a metal, such as gold, may be deposited on the spacer layer **117** above the field plate opening **322** and patterned to form the field plate **132**. The field plate **132** may be separated from the barrier layer **108** within the field plate opening **322** by a distance corresponding to a thickness of the spacer layer **117**. The field plate **132** may be laterally spaced apart from the gate **114** approximately equal to the thickness of the spacer layer **117**. Accordingly, the field plate **132** may be self-aligned to the gate **114**. In aspects, the field plate **132**, the gate opening **320**, and the field plate opening **322** may partly form a double gate implementation of the gate **114**.

[0157] In aspects, the forming a cap layer **808** may include the eighth processing step **408** illustrated in FIG. **12**. In particular, the eighth processing step **408** may include forming a layer **118**. In particular, the layer **118**, such as a layer of SiON, may be formed over the field plate **132** and the spacer layer **117**.

[0158] Further during the forming a cap layer **808**, the gate **114** may be arranged on the barrier layer **108** between the source **110** and the drain **112**. A layer of Ni, Pt, AU, or the like may be formed for the gate **114** by evaporative deposition or another technique. The gate structure may then be completed by deposition of Pt and Au, or other suitable materials. In some aspects, the contacts of the gate **114** may include Al, Ti, Si, Ni, and/or Pt. The gate **114** may extend on top of a spacer or the protective layer **116**. The protective layer **116** may be etched and the gate **114** deposited such that the bottom of the gate **114** is on the surface of barrier layer **108**. The metal forming the gate **114** may be patterned to extend across protective layer **116** so that the top of the gate **114** forms a field plate **132**.

[0159] Further during the forming a cap layer **808**, the field plate **132** may be arranged on top of another protective layer and may be separated from the gate **114**. In one aspect, the field plate **132** may be deposited on the spacer layer **117** between the gate **114** and the drain **112**. In some aspects, the field plate **132** may include many different conductive materials with a suitable material being a metal, or combinations of metals, deposited using standard metallization methods. In one aspect, the field plate **132** may include titanium, gold, nickel, titanium/gold, nickel/gold, or the like. In one aspect, a plurality of the field plates **132** may be used. In one aspect, a plurality of the field plates **132** may be used and each of the plurality of field plates **132** may be stacked with a dielectric material therebetween. In one aspect, the field plate **132** extends toward the edge of gate **114** towards the drain **112**. In one aspect, the field plate **132** extends towards the source **110**. In one aspect, the field plate **132** extends towards the drain **112** and towards the source **110**. In another aspect, the field plate **132** does not extend toward the edge of gate **114**. Finally, the structure may be covered with the spacer layer **117** such as silicon nitride. The spacer layer **117** may also be implemented similar to the protective layer **116**. Moreover, it should be noted that the cross-sectional shape of the gate **114**, shown in the Figures is exemplary. For example, the cross-sectional shape of the gate **114** in some aspects may not include the T-shaped extensions. Other constructions of the gate **114** may be utilized.

[0160] In one aspect, the cap layer **200** may include the same material as the barrier layer **108**. In one aspect, the cap layer **200** may include a different material than the barrier layer **108**. In one aspect, the cap layer **200** may include a Group III-nitride material, such as AlGa_N that is regrown and may have the same composition as the barrier layer **108**. In one aspect, the cap layer **200** may include a Group III-nitride material, such as AlGa_N that is regrown and may have a different composition of AlGa_N as the barrier layer **108**. In some aspects, the cap layer **200** can extend uniformly, non-uniformly and/or changing fashion with respect to composition, doping and/or thickness.

[0161] The protective layer **116** may be formed. The protective layer **116** may be a passivation layer, such as SiN, AlO, SiO, SiO₂, AlN, SiON, or the like, or a combination incorporating multiple layers thereof, which may be deposited over the exposed surface of the barrier layer **108** and/or the cap layer **200**.

[0162] Additionally, the process of implementing a transistor **800** may include additional processes

810. For example, the source **110** may be arranged on the barrier layer **108** and/or the channel layer **104**. The source **110** may be an ohmic contact of a suitable material that may be annealed. For example, the source **110** may be annealed at a temperature of from about 500° C. to about 800° C. for about 2 minutes. However, other times and temperatures may also be utilized. Times from about 30 seconds to about 10 minutes may be, for example, acceptable. In some aspects, the source **110** may include Al, Ti, Si, Ni, and/or Pt. In one aspect, a region under the source **110** that is an N⁺ material may be formed in the barrier layer **108**. In one aspect, a region under the drain **112** may be Si doped.

[0163] Further during the additional processes **810**, the drain **112** may be arranged on the barrier layer **108** and/or the channel layer **104**. Like the source **110**, the drain **112** may be an ohmic contact of Ni or another suitable material, and may also be annealed in a similar fashion. In one aspect, an n⁺ implant may be used in conjunction with the barrier layer **108** and the contacts are made to the implant. In one aspect, a region under the drain **112** that is an N⁺ material may be formed in the barrier layer **108**. In one aspect, a region under the drain **112** may be Si doped.

[0164] The source **110** and the drain **112** electrodes may be formed making ohmic contacts such that an electric current flows between the source **110** and drain **112** electrodes via a two-dimensional electron gas (2DEG) induced at the heterointerface **152** between the channel layer **104** and barrier layer **108** when a gate **114** electrode is biased at an appropriate level. In one aspect, the heterointerface **152** may be in the range of 0.005 μm to 0.007 μm, 0.007 μm to 0.009 μm, and 0.009 μm to 0.011 μm.

[0165] It should be noted that the steps of **800** may be performed in a different order consistent with the aspects described above. Moreover, the process of implementing a transistor **800** may be modified to have more or fewer process steps consistent with the various aspects disclosed herein.

[0166] FIG. **14** illustrates a graph of the electric field versus distance comparing the transistor according to the disclosure and a commensurate transistor implemented without the cap layer.

[0167] In particular, FIG. **14** illustrates a graph **500** of the electric field versus distance comparing the transistor **100** implementing the cap layer **200** according to the disclosure and a commensurate transistor implemented without the cap layer **200**. The graph **500** includes a vertical axis with the field in volts per centimeter (V/cm) and the horizontal axis provides a distance in microns from an edge of the source **110** of the transistor **100** implementing the cap layer **200** and an edge of a source of the commensurate transistor implemented without the cap layer **200**.

[0168] In particular, line **502** (selective And recessed FP (field plate)) relates to the transistor **100** implementing the cap layer **200** according to the disclosure; and line **504** relates to a commensurate transistor implemented without the cap layer **200**. As illustrated by the line **502** and the line **504**, the transistor **100** implementing the cap layer **200** according to the disclosure generates a lower peak electric field **506**. In particular aspects, the transistor **100** implementing the cap layer **200** according to the disclosure generates approximately 10% reduced peak electric field at certain distances.

[0169] Accordingly, the disclosure has set forth devices and processes that reduce generation of electric field and/or generation of parasitic capacitances to improve higher power performance in Group III-nitride HEMTs and/or the like. Further, the disclosure has set forth devices and processes that reduce generation of electric field and/or generation of parasitic capacitances to improve linearity in Group III-nitride HEMTs and/or the like. Further, the disclosure has set forth devices implementing selective cap layers to reduce generation of electric field. Further, the disclosure has set forth processes for implementing devices with selective cap layers to reduce generation of electric field. Additionally, the disclosure has set forth devices implementing selective cap layers to reduce generation of parasitic capacitances. Further, the disclosure has set forth processes for implementing devices with selective cap layers to reduce generation of parasitic capacitances. Further, the disclosure has set forth devices implementing selective cap layers for high breakdown voltage. Further, the disclosure has set forth processes for implementing devices with selective cap

layers for high breakdown voltage. Additionally, the disclosure has set forth devices implementing selective cap layers for high power gain. Additionally, the disclosure has set forth processes for implementing devices with selective cap layers for high power gain.

[0170] The following are a number of nonlimiting EXAMPLES of aspects of the disclosure.

[0171] One EXAMPLE: a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the barrier layer and/or the channel layer. The device further includes a gate at least partially on the barrier layer. The device in addition includes a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under an edge of the gate at a drain side and the cap layer extending on the barrier layer at least from the edge of the gate on the drain side. The device also includes where the cap layer does not extend to an edge of the gate on a source side.

[0172] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the gate is partially arranged directly on the barrier layer; and where the gate is partially arranged directly on the cap layer. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the gate is arranged on the end portion of the cap layer. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between the edge of the gate on the drain side and the edge of the gate on the source side. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on the source side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where the cap layer comprises an etched structure. The device of the above-noted EXAMPLE where the cap layer comprises a single layer of material. The device of the above-noted EXAMPLE where the cap layer comprises multiple layers of material. The device of the above-noted EXAMPLE where the cap layer comprises a thickness in a range from 1 nm to 30 nm. The device of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The device of the above-noted EXAMPLE where the cap layer comprises GaN. The device of the above-noted EXAMPLE where the cap layer comprises AlGaN. The device of the above-noted EXAMPLE where the cap layer is arranged on an upper barrier layer surface of the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured and arranged partially in a protective layer and/or partially under the protective layer. The device of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted

EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE includes a field plate, where the cap layer is arranged at least partially under the field plate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where a protective layer is arranged on the cap layer; and where the protective layer comprises a gate opening and a field plate opening. The device of the above-noted EXAMPLE where the gate opening and the field plate opening comprise etched structures. The device of the above-noted EXAMPLE includes a layer arranged over the field plate and a spacer layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance). The device of the above-noted EXAMPLE comprising a transistor. The device of the above-noted EXAMPLE comprising a high-electron mobility transistor (HEMT).

[0173] One EXAMPLE: a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source to the barrier layer and/or the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate at least partially on the barrier layer and arranging an edge of the gate at a drain side on the cap layer. The process also includes where the cap layer extends at least from an edge of the gate on a drain side and the cap layer does not extend to an edge of the gate on a source side.

[0174] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes: arranging the gate partially directly on the barrier layer; and arranging the gate partially directly on the cap layer. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the gate is arranged on the end portion of the cap layer. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between the edge of the gate on the drain side and the edge of the gate on the source side. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on the source side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer by etching the cap layer. The process of the above-noted EXAMPLE includes forming the cap layer with a single layer of material. The process of the above-noted EXAMPLE includes forming the cap layer with multiple layers of material. The process of the above-noted EXAMPLE includes forming the cap layer with a thickness in a range from 1 nm to 30 nm. The process of the above-

noted EXAMPLE where the cap layer comprises AlxGa1-xN , where $0 \leq x \leq 1$. The process of the above-noted EXAMPLE where the cap layer comprises GaN. The process of the above-noted EXAMPLE where the cap layer comprises AlGaIn. The process of the above-noted EXAMPLE includes forming the cap layer on an upper barrier layer surface of the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer partially in a protective layer and/or partially under the protective layer. The process of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming a field plate, where the cap layer is arranged at least partially under the field plate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes: arranging a protective layer on the cap layer; and forming a gate opening and a field plate opening in the protective layer. The process of the above-noted EXAMPLE includes forming etching the gate opening and the field plate opening in the protective layer. The process of the above-noted EXAMPLE includes arranging a layer over the field plate and a spacer layer. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance). The process of the above-noted EXAMPLE where the device comprises a transistor. The process of the above-noted EXAMPLE where the device comprises a high-electron mobility transistor (HEMT).

[0175] One EXAMPLE: a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the barrier layer and/or the channel layer. The device further includes a gate at least partially on the barrier layer. The device in addition includes a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under an edge of the gate. The device also includes where the cap layer comprises an end portion. The device further includes where the gate is arranged on the end portion of the cap layer.

[0176] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the gate is partially arranged directly on the barrier layer; and where the gate is partially arranged directly on the cap layer. The device of the above-noted EXAMPLE where the cap layer does not extend to an edge of the gate on a source side. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between the edge of the gate

on a drain side and the edge of the gate on a source side. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on a drain side and a lower edge of the gate on a source side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where the cap layer comprises an etched structure. The device of the above-noted EXAMPLE where the cap layer comprises a single layer of material. The device of the above-noted EXAMPLE where the cap layer comprises multiple layers of material. The device of the above-noted EXAMPLE where the cap layer comprises a thickness in a range from 1 nm to 30 nm. The device of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The device of the above-noted EXAMPLE where the cap layer comprises GaN. The device of the above-noted EXAMPLE where the cap layer comprises AlGaIn. The device of the above-noted EXAMPLE where the cap layer is arranged on an upper barrier layer surface of the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured and arranged partially in a protective layer and/or partially under the protective layer. The device of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE includes a field plate, where the cap layer is arranged at least partially under the field plate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where a protective layer is arranged on the cap layer; and where the protective layer comprises a gate opening and a field plate opening. The device of the above-noted EXAMPLE where the gate opening and the field plate opening comprise etched structures. The device of the above-noted EXAMPLE includes a layer arranged over the field plate and a spacer layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance). The device of the above-noted EXAMPLE comprising a transistor. The device of the above-noted EXAMPLE comprising a high-electron mobility transistor (HEMT).

[0177] One EXAMPLE: a process includes providing a substrate. The process in addition includes

arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source to the barrier layer and/or the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate at least partially on the barrier layer and arranging an edge of the gate at a drain side on the cap layer. The process also includes where the cap layer comprises an end portion. The process further includes where the gate is arranged on the end portion of the cap layer.

[0178] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes: arranging the gate partially directly on the barrier layer; and arranging the gate partially directly on the cap layer. The process of the above-noted EXAMPLE where the cap layer extends at least from an edge of the gate on a drain side and the cap layer does not extend to an edge of the gate on a source side. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between the edge of the gate on the drain side and the edge of the gate on a source side. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on a source side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer by etching the cap layer. The process of the above-noted EXAMPLE includes forming the cap layer with a single layer of material. The process of the above-noted EXAMPLE includes forming the cap layer with multiple layers of material. The process of the above-noted EXAMPLE includes forming the cap layer with a thickness in a range from 1 nm to 30 nm. The process of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The process of the above-noted EXAMPLE where the cap layer comprises GaN. The process of the above-noted EXAMPLE where the cap layer comprises AlGaIn. The process of the above-noted EXAMPLE includes forming the cap layer on an upper barrier layer surface of the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer partially in a protective layer and/or partially under the protective layer. The process of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming a field plate, where the cap layer is arranged at least partially under the field plate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under

a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes: arranging a protective layer on the cap layer; and forming a gate opening and a field plate opening in the protective layer. The process of the above-noted EXAMPLE includes forming etching the gate opening and the field plate opening in the protective layer. The process of the above-noted EXAMPLE includes arranging a layer over the field plate and a spacer layer. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance). The process of the above-noted EXAMPLE where the device comprises a transistor. The process of the above-noted EXAMPLE where the device comprises a high-electron mobility transistor (HEMT).

[0179] One EXAMPLE: a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the channel layer. The device further includes a gate comprising a bottom surface on the barrier layer. The device in addition includes a drain electrically coupled to the channel layer. The device moreover includes a cap layer on the barrier layer, where a portion of the bottom surface of the gate is directly on at least a portion of the cap layer.

[0180] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The device of the above-noted EXAMPLE where the cap layer comprises multiple layers and subset of the multiple layers of the cap layer are under the gate. The device of the above-noted EXAMPLE where the cap layer comprises multiple layers and all of the multiple layers of the cap layer are under the gate. The device of the above-noted EXAMPLE where the barrier layer comprises multiple layers. The device of the above-noted EXAMPLE includes intervening layers between the gate the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the gate is partially arranged directly on the barrier layer; and where the gate is partially arranged directly on the cap layer. The device of the above-noted EXAMPLE where the cap layer does not extend to an edge of the gate on a source side. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on a drain side and a lower edge of the gate on a source side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where the cap layer comprises an etched structure. The device of the above-noted EXAMPLE where the cap layer comprises a single layer of material. The device of the above-noted EXAMPLE where the cap layer comprises multiple layers of material. The device of the above-noted EXAMPLE where the cap layer comprises a thickness in a range from 1 nm to 30 nm. The device of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The device of the above-noted EXAMPLE where the cap layer comprises GaN. The device of the above-noted EXAMPLE where the cap layer comprises AlGaIn. The device of the above-noted EXAMPLE where the cap layer is arranged on an upper barrier layer surface of the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured and arranged partially in a protective layer and/or partially under the protective layer. The device of the above-noted EXAMPLE where the gate

comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE includes a field plate, where the cap layer is arranged at least partially under the field plate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where a protective layer is arranged on the cap layer; and where the protective layer comprises a gate opening and a field plate opening. The device of the above-noted EXAMPLE where the gate opening and the field plate opening comprise etched structures. The device of the above-noted EXAMPLE includes a layer arranged over the field plate and a spacer layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease Cgd (gate drain capacitance). The device of the above-noted EXAMPLE comprising a transistor. The device of the above-noted EXAMPLE comprising a high-electron mobility transistor (HEMT).

[0181] One EXAMPLE: a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source electrically coupled to the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate comprising a bottom surface on the barrier layer. The process also includes where a portion of the bottom surface of the gate is directly on at least a portion of the cap layer.

[0182] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The process of the above-noted EXAMPLE where the cap layer comprises multiple layers and subset of the multiple layers of the cap layer are under the gate. The process of the above-noted EXAMPLE where the cap layer comprises multiple layers and all of the multiple layers of the cap layer are under the gate. The process of the above-noted EXAMPLE where the barrier layer comprises multiple layers. The process of the above-noted EXAMPLE includes intervening layers between the gate the barrier layer. The process of the above-noted EXAMPLE includes: arranging the gate partially directly on the barrier layer; and arranging the gate partially directly on the cap layer. The process of the above-noted EXAMPLE where the cap layer extends at least from an edge of the gate on a drain side and the cap layer does not extend to an edge of the gate on a source side. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between the

edge of the gate on the drain side and the edge of the gate on a source side. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on a source side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer by etching the cap layer. The process of the above-noted EXAMPLE includes forming the cap layer with a single layer of material. The process of the above-noted EXAMPLE includes forming the cap layer with multiple layers of material. The process of the above-noted EXAMPLE includes forming the cap layer with a thickness in a range from 1 nm to 30 nm. The process of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The process of the above-noted EXAMPLE where the cap layer comprises GaN. The process of the above-noted EXAMPLE where the cap layer comprises AlGaIn. The process of the above-noted EXAMPLE includes forming the cap layer on an upper barrier layer surface of the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer partially in a protective layer and/or partially under the protective layer. The process of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming a field plate, where the cap layer is arranged at least partially under the field plate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes: arranging a protective layer on the cap layer; and forming a gate opening and a field plate opening in the protective layer. The process of the above-noted EXAMPLE includes forming etching the gate opening and the field plate opening in the protective layer. The process of the above-noted EXAMPLE includes arranging a layer over the field plate and a spacer layer. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance). The process of the above-noted EXAMPLE where the device comprises a transistor. The process of the above-noted EXAMPLE where the device comprises a high-electron mobility transistor (HEMT).

[0183] One EXAMPLE: a device includes a substrate. The device in addition includes a channel layer on the substrate. The device moreover includes a barrier layer on the channel layer. The device also includes a source electrically coupled to the barrier layer and/or the channel layer. The device further includes a gate at least partially on the barrier layer. The device in addition includes a drain electrically coupled to the barrier layer and/or the channel layer. The device moreover includes a cap layer structured, configured, and/or arranged under a drain side of the gate and the cap layer is not arranged under a source side of the gate.

[0184] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the gate is partially

arranged directly on the barrier layer; and where the gate is partially arranged directly on the cap layer. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the gate is arranged on the end portion of the cap layer. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between an edge of the gate on the drain side and the edge of the gate on the source side. The device of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on the source side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where the cap layer comprises an etched structure. The device of the above-noted EXAMPLE where the cap layer comprises a single layer of material. The device of the above-noted EXAMPLE where the cap layer comprises multiple layers of material. The device of the above-noted EXAMPLE where the cap layer comprises a thickness in a range from 1 nm to 30 nm. The device of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The device of the above-noted EXAMPLE where the cap layer comprises GaN. The device of the above-noted EXAMPLE where the cap layer comprises AlGaN. The device of the above-noted EXAMPLE where the cap layer is arranged on an upper barrier layer surface of the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured and arranged partially in a protective layer and/or partially under the protective layer. The device of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The device of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE includes a field plate, where the cap layer is arranged at least partially under the field plate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer. The device of the above-noted EXAMPLE where a protective layer is arranged on the cap layer; and where the protective layer comprises a gate opening and a field plate opening. The device of the above-noted EXAMPLE where the gate opening and the field plate opening comprise etched structures. The device of the above-noted EXAMPLE includes a layer arranged over the field plate and a spacer layer. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more

than 5%. The device of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease C_{gd} (gate drain capacitance). The device of the above-noted EXAMPLE comprising a transistor. The device of the above-noted EXAMPLE comprising a high-electron mobility transistor (HEMT).

[0185] One EXAMPLE: a process includes providing a substrate. The process in addition includes arranging a channel layer on the substrate. The process moreover includes arranging a barrier layer on the channel layer. The process also includes electrically coupling a source to the barrier layer and/or the channel layer. The process further includes electrically coupling a drain to the barrier layer and/or the channel layer. The process in addition includes forming a cap layer on the barrier layer. The process moreover includes arranging a gate at least partially on the barrier layer. The process also includes where the cap layer is structured, configured, and/or arranged under a drain side of the gate and the cap layer is not arranged under a source side of the gate.

[0186] The above-noted EXAMPLE may further include any one or a combination of more than one of the following EXAMPLES: The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes: arranging the gate partially directly on the barrier layer; and arranging the gate partially directly on the cap layer. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the gate is arranged on the end portion of the cap layer. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between an edge of the gate on the drain side and the edge of the gate on the source side. The process of the above-noted EXAMPLE where the cap layer comprises an end portion; and where the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on the source side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer by etching the cap layer. The process of the above-noted EXAMPLE includes forming the cap layer with a single layer of material. The process of the above-noted EXAMPLE includes forming the cap layer with multiple layers of material. The process of the above-noted EXAMPLE includes forming the cap layer with a thickness in a range from 1 nm to 30 nm. The process of the above-noted EXAMPLE where the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$. The process of the above-noted EXAMPLE where the cap layer comprises GaN. The process of the above-noted EXAMPLE where the cap layer comprises AlGaIn. The process of the above-noted EXAMPLE includes forming the cap layer on an upper barrier layer surface of the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer partially in a protective layer and/or partially under the protective layer. The process of the above-noted EXAMPLE where the gate comprises a lower gate surface on an upper barrier layer surface; and where the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where a majority of the lower gate surface is arranged on an upper barrier layer surface; and where minority part of the lower gate surface is arranged on the cap layer. The process of the above-noted EXAMPLE where the gate comprises a secondary lower gate surface arranged vertically above the lower gate surface; and where the cap layer is arranged under the secondary lower gate surface. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes forming

a field plate, where the cap layer is arranged at least partially under the field plate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and/or on the barrier layer. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side. The process of the above-noted EXAMPLE includes forming the cap layer under a lower edge of the gate at the drain side adjacent and on the barrier layer. The process of the above-noted EXAMPLE includes: arranging a protective layer on the cap layer; and forming a gate opening and a field plate opening in the protective layer. The process of the above-noted EXAMPLE includes forming etching the gate opening and the field plate opening in the protective layer. The process of the above-noted EXAMPLE includes arranging a layer over the field plate and a spacer layer. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to reduce a peak electric field more than 5%. The process of the above-noted EXAMPLE where the cap layer is structured, configured, and/or arranged to decrease Cgd (gate drain capacitance). The process of the above-noted EXAMPLE where the device comprises a transistor. The process of the above-noted EXAMPLE where the device comprises a high-electron mobility transistor (HEMT).

[0187] While the disclosure has been described in terms of exemplary aspects, those skilled in the art will recognize that the disclosure can be practiced with modifications in the spirit and scope of the appended claims. These examples given above are merely illustrative and are not meant to be an exhaustive list of all possible designs, aspects, applications or modifications of the disclosure.

Claims

1. A device comprising: a substrate; a channel layer on the substrate; a barrier layer on the channel layer, a source electrically coupled to the barrier layer and/or the channel layer; a gate at least partially on the barrier layer; a drain electrically coupled to the barrier layer and/or the channel layer; and a cap layer structured, configured, and/or arranged under an edge of the gate at a drain side and the cap layer extending on the barrier layer at least from the edge of the gate on the drain side, wherein the cap layer does not extend to an edge of the gate on a source side.
2. The device according to claim 1 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and/or on the barrier layer.
3. The device according to claim 1 wherein the gate is partially arranged directly on the barrier layer; and wherein the gate is partially arranged directly on the cap layer.
4. The device according to claim 1 wherein the cap layer comprises an end portion; and wherein the gate is arranged on the end portion of the cap layer.
5. The device according to claim 1 wherein the cap layer comprises an end portion; and wherein the end portion of the cap layer is arranged between the edge of the gate on the drain side and the edge of the gate on the source side.
6. The device according to claim 1 wherein the cap layer comprises an end portion; and wherein the end portion of the cap layer is arranged between a lower edge of the gate on the drain side and a lower edge of the gate on the source side.
7. The device according to claim 1 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate.
8. The device according to claim 1 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side.
9. The device according to claim 1 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate at the drain side adjacent and on the barrier layer.
10. The device according to claim 1 wherein the cap layer comprises an etched structure.
11. The device according to claim 1 wherein the cap layer comprises a single layer of material.
12. The device according to claim 1 wherein the cap layer comprises multiple layers of material.

13. The device according to claim 1 wherein the cap layer comprises a thickness in a range from 1 nm to 30 nm.

14. The device according to claim 1 wherein the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$.

15. (canceled)

16. (canceled)

17. The device according to claim 1 wherein the cap layer is arranged on an upper barrier layer surface of the barrier layer.

18. The device according to claim 1 wherein the cap layer is structured and arranged partially in a protective layer and/or partially under the protective layer.

19. The device according to claim 1 wherein the gate comprises a lower gate surface on an upper barrier layer surface; and wherein the lower gate surface is arranged on the cap layer.

20-25. (canceled)

26. The device according to claim 1 further comprising a field plate, wherein the cap layer is arranged at least partially under the field plate.

27-148. (canceled)

149. A device comprising: a substrate; a channel layer on the substrate; a barrier layer on the channel layer; a source electrically coupled to the channel layer; a gate comprising a bottom surface on the barrier layer; a drain electrically coupled to the channel layer; and a cap layer on the barrier layer, wherein a portion of the bottom surface of the gate is directly on at least a portion of the cap layer.

150. The device according to claim 149 wherein the cap layer comprises multiple layers and subset of the multiple layers of the cap layer are under the gate.

151. The device according to claim 149 wherein the cap layer comprises multiple layers and all of the multiple layers of the cap layer are under the gate.

152. The device according to claim 149 wherein the barrier layer comprises multiple layers.

153. The device according to claim 149 further comprising intervening layers between the gate the barrier layer.

154. The device according to claim 149 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and/or on the barrier layer.

155. The device according to claim 149 wherein the gate is partially arranged directly on the barrier layer; and wherein the gate is partially arranged directly on the cap layer.

156. The device according to claim 149 wherein the cap layer does not extend to an edge of the gate on a source side.

157. The device according to claim 149 wherein the cap layer comprises an end portion; and wherein the end portion of the cap layer is arranged between a lower edge of the gate on a drain side and a lower edge of the gate on a source side.

158. The device according to claim 149 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate.

159. The device according to claim 149 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side.

160. The device according to claim 149 wherein the cap layer is structured, configured, and/or arranged under a lower edge of the gate at a drain side adjacent and on the barrier layer.

161. The device according to claim 149 wherein the cap layer comprises an etched structure.

162. The device according to claim 149 wherein the cap layer comprises a single layer of material.

163. The device according to claim 149 wherein the cap layer comprises multiple layers of material.

164. The device according to claim 149 wherein the cap layer comprises a thickness in a range from 1 nm to 30 nm.

165. The device according to claim 149 wherein the cap layer comprises $\text{Al}_x\text{Ga}_{1-x}\text{N}$, where $0 \leq x \leq 1$.

166. (canceled)

167. (canceled)

168. The device according to claim 149 wherein the cap layer is arranged on an upper barrier layer surface of the barrier layer.

169. The device according to claim 149 wherein the cap layer is structured and arranged partially in a protective layer and/or partially under the protective layer.

170. The device according to claim 149 wherein the gate comprises a lower gate surface on an upper barrier layer surface; and wherein the lower gate surface is arranged on the cap layer.

171-176. (canceled)

177. The device according to claim 149 further comprising a field plate, wherein the cap layer is arranged at least partially under the field plate.

178-297. (canceled)
