

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12394624
Kind Code	B2
Date of Patent	August 19, 2025
Inventor(s)	Wang; Chun-Chieh et al.

Silicon intermixing layer for blocking diffusion

Abstract

A method of forming an integrated circuit structure includes forming a gate dielectric on a wafer, forming a work function layer over the gate dielectric, depositing a capping layer over the work function layer, soaking the capping layer in a silicon-containing gas to form a silicon-containing layer, forming a blocking layer after the silicon-containing layer is formed, and forming a metal-filling region over the blocking layer.

Inventors: Wang; Chun-Chieh (Kaohsiung, TW), Pai; Yueh-Ching (Taichung, TW), Huang; Kuo-Jung (Hsinchu, TW), Yang; Huai-Tei (Hsinchu, TW)

Applicant: Taiwan Semiconductor Manufacturing Co., Ltd. (Hsinchu, TW)

Family ID: 1000008766261

Assignee: Taiwan Semiconductor Manufacturing Company, Ltd. (Hsinchu, TW)

Appl. No.: 18/064513

Filed: December 12, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230116357 A1	Apr. 13, 2023

Related U.S. Application Data

continuation parent-doc US 16290118 20190301 US 11587791 child-doc US 18064513
us-provisional-application US 62749195 20181023

Publication Classification

Int. Cl.: H01L21/28 (20250101); H01L21/02 (20060101); H01L21/308 (20060101);
H01L21/768 (20060101); H10D30/01 (20250101); H10D30/62 (20250101); H10D64/01
(20250101); H10D64/66 (20250101); H10D84/01 (20250101); H10D84/03 (20250101);
H10D84/83 (20250101)

U.S. Cl.:

CPC H01L21/28088 (20130101); H01L21/0228 (20130101); H01L21/28194 (20130101);
H01L21/3086 (20130101); H01L21/76829 (20130101); H10D30/024 (20250101);
H10D30/6211 (20250101); H10D64/017 (20250101); H10D64/667 (20250101);
H10D84/0135 (20250101); H10D84/0147 (20250101); H10D84/0158 (20250101);
H10D84/038 (20250101); H10D84/834 (20250101);

Field of Classification Search

CPC: H01L (21/28088); H01L (21/0228); H01L (21/28194); H01L (21/3086); H01L
(21/76829); H01L (21/823431); H01L (21/823437); H01L (21/823468)

USPC: 257/368

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
9059142	12/2014	Liang et al.	N/A	N/A
10755938	12/2019	Hung et al.	N/A	N/A
10818767	12/2019	Tsau	N/A	N/A
10868138	12/2019	Chang et al.	N/A	N/A
11195931	12/2020	Tsai et al.	N/A	N/A
2004/0087136	12/2003	Wu et al.	N/A	N/A
2009/0203176	12/2008	Kakehata	N/A	N/A
2010/0052079	12/2009	Hirano et al.	N/A	N/A
2011/0244673	12/2010	Cho et al.	N/A	N/A
2013/0026578	12/2012	Tsau	N/A	N/A
2014/0021535	12/2013	Liang et al.	N/A	N/A
2014/0113439	12/2013	Patel	438/485	H01L 21/02592
2014/0239419	12/2013	Chen et al.	N/A	N/A
2015/0325662	12/2014	Wang et al.	N/A	N/A
2016/0027639	12/2015	Hou et al.	N/A	N/A
2016/0079070	12/2015	Ogawa et al.	N/A	N/A
2016/0211339	12/2015	Hung et al.	N/A	N/A
2016/0254385	12/2015	Wen et al.	N/A	N/A
2016/0351413	12/2015	Schmidt et al.	N/A	N/A
2020/0105895	12/2019	Tang et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
103579006	12/2013	CN	N/A
105810735	12/2015	CN	N/A
107017290	12/2016	CN	N/A

107689396	12/2017	CN	N/A
107993933	12/2017	CN	N/A
201631766	12/2015	TW	N/A
2015047731	12/2014	WO	N/A

Primary Examiner: Nadav; Ori

Attorney, Agent or Firm: Slater Matsil, LLP

Background/Summary

PRIORITY CLAIM AND CROSS-REFERENCE (1) This application is a continuation of U.S. patent application Ser. No. 16/290,118, entitled “Silicon Intermixing Layer for Blocking Diffusion,” filed Mar. 1, 2019, which claims the benefit of the following provisionally filed U.S. Provisional Application No. 62/749,195, filed Oct. 23, 2018, and entitled “Silicon Intermixing Layer for Blocking Diffusion,” which applications are hereby incorporated herein by reference.

BACKGROUND

- (1) Metal-Oxide-Semiconductor (MOS) devices are basic building elements in integrated circuits. An existing MOS device typically has a gate electrode formed of polysilicon doped with p-type or n-type impurities, using doping operations such as ion implantation or thermal diffusion. The work function of the gate electrode may be adjusted to the band-edge of silicon. For an n-type Metal-Oxide-Semiconductor (NMOS) device, the work function may be adjusted to close to the conduction band of silicon. For a P-type Metal-Oxide-Semiconductor (PMOS) device, the work function may be adjusted to close to the valence band of silicon. Adjusting the work function of the polysilicon gate electrode can be achieved by selecting appropriate impurities.
 - (2) MOS devices with polysilicon gate electrodes exhibit carrier depletion effect, which is also known as a poly depletion effect. The poly depletion effect occurs when the applied electrical fields sweep away carriers from gate regions close to gate dielectrics, forming depletion layers. In an n-doped polysilicon layer, the depletion layer includes ionized non-mobile donor sites, wherein in a p-doped polysilicon layer, the depletion layer includes ionized non-mobile acceptor sites. The depletion effect results in an increase in the effective gate dielectric thickness, making it more difficult for an inversion layer to be created at the surface of the semiconductor.
 - (3) The poly depletion problem may be solved by forming metal gate electrodes, wherein the metallic gates used in NMOS devices and PMOS devices may also have band-edge work functions. Accordingly, the resulting metal gates include a plurality of layers to meet the requirements of the NMOS devices and PMOS devices.
 - (4) The formation of metal gates typically involves depositing metal layers and then performing Chemical Mechanical Polish (CMP) to remove excess portions of the metal layers. The remaining portions of the metal layers form metal gates.
-

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
- (2) FIGS. 1-6, 7A, 7B, 8, 9A, 9B, 16, and 17 illustrate the perspective views and cross-sectional

views of intermediate stages in the formation of a Fin Field-Effect Transistor (FinFET) in accordance with some embodiments.

(3) FIGS. **10** through **15** illustrate the perspective views and cross-sectional views of intermediate stages in the formation of a gate stack of a transistor in accordance with some embodiments.

(4) FIG. **18** schematically illustrates the attachment of SiH₄ molecules to a TiN layer whose formation is ended with an NH₃ cycle in accordance with some embodiments.

(5) FIG. **19** schematically illustrates the attachment of SiH₄ molecules to a TiN layer whose formation is ended with a TiCl₄ cycle in accordance with some embodiments.

(6) FIG. **20** schematically illustrates the diffusion paths in a poly-crystalline TiN layer in accordance with some embodiments.

(7) FIG. **21** illustrates the distribution of different elements in a gate stack of a transistor in accordance with some embodiments.

(8) FIG. **22** schematically illustrates a production tool in which a plurality of layers in a gate stack are in-situ formed in accordance with some embodiments.

(9) FIG. **23** illustrates the normalized amount of silicon attached to surfaces of TiN layers whose formation are ended with NH₃ cycles or TiCl₄ cycles in accordance with some embodiments.

(10) FIG. **24** illustrates a process flow for forming a FinFET in accordance with some embodiments.

(11) FIG. **25** illustrates a process flow for forming a gate stack in a FinFET in accordance with some embodiments.

DETAILED DESCRIPTION

(12) The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

(13) Further, spatially relative terms, such as “underlying,” “below,” “lower,” “overlying,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

(14) Transistors with replacement gates and the methods of forming the same are provided in accordance with various embodiments. The intermediate stages of forming the transistors are illustrated in accordance with some embodiments. Some variations of some embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. In the illustrated embodiments, the formation of Fin Field-Effect Transistors (FinFETs) is used as an example to explain the concept of the present disclosure. Planar transistors may also adopt the concept of the present disclosure. In accordance with some embodiments of the present disclosure, a silicon-containing soaking (treatment) process is performed after the formation of a work function layer and a metal capping layer, and before the filling metal of the metal gate is deposited. Furthermore, the silicon-containing soaking process

may be performed after a TiCl₄ pulsing and purging process to improve the efficiency of the soaking process. The silicon-containing intermixing layers resulted from the silicon-containing soaking process has the function of preventing the metal in the work function layer from diffusing upwardly to adversely affect the work function, and preventing oxygen from diffusing downwardly into the work function layer.

(15) FIGS. 1-6, 7A, 7B, 8, 9A, 9B, 16, and 17 illustrate the cross-sectional views and perspective views of intermediate stages in the formation of a Fin Field-Effect Transistor (FinFET) in accordance with some embodiments of the present disclosure. The processes shown in these figures are also reflected schematically in the process flow 200 shown in FIG. 24.

(16) In FIG. 1, substrate 20 is provided. The substrate 20 may be a semiconductor substrate, such as a bulk semiconductor substrate, a Semiconductor-On-Insulator (SOI) substrate, or the like, which may be doped (e.g., with a p-type or an n-type dopant) or undoped. The semiconductor substrate 20 may be a part of wafer 10, such as a silicon wafer. Generally, an SOI substrate is a layer of a semiconductor material formed on an insulator layer. The insulator layer may be, for example, a Buried Oxide (BOX) layer, a silicon oxide layer, or the like. The insulator layer is provided on a substrate, typically a silicon or glass substrate. Other substrates such as a multi-layered or gradient substrate may also be used. In some embodiments, the semiconductor material of semiconductor substrate 20 may include silicon; germanium; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or combinations thereof.

(17) Further referring to FIG. 1, well region 22 is formed in substrate 20. The respective process is illustrated as process 202 in the process flow 200 shown in FIG. 24. In accordance with some embodiments of the present disclosure, well region 22 is a p-type well region formed through implanting a p-type impurity, which may be boron, indium, or the like, into substrate 20. In accordance with other embodiments of the present disclosure, well region 22 is an n-type well region formed through implanting an n-type impurity, which may be phosphorus, arsenic, antimony, or the like, into substrate 20. The resulting well region 22 may extend to the top surface of substrate 20. The n-type or p-type impurity concentration may be equal to or less than 10^{18} cm⁻³, such as in the range between about 10^{17} cm⁻³ and about 10^{18} cm⁻³.

(18) Referring to FIG. 2, isolation regions 24 are formed to extend from a top surface of substrate 20 into substrate 20. Isolation regions 24 are alternatively referred to as Shallow Trench Isolation (STI) regions hereinafter. The respective process is illustrated as process 204 in the process flow 200 shown in FIG. 24. The portions of substrate 20 between neighboring STI regions 24 are referred to as semiconductor strips 26. To form STI regions 24, pad oxide layer 28 and hard mask layer 30 are formed on semiconductor substrate 20, and are then patterned. Pad oxide layer 28 may be a thin film formed of silicon oxide. In accordance with some embodiments of the present disclosure, pad oxide layer 28 is formed in a thermal oxidation process, wherein a top surface layer of semiconductor substrate 20 is oxidized. Pad oxide layer 28 acts as an adhesion layer between semiconductor substrate 20 and hard mask layer 30. Pad oxide layer 28 may also act as an etch stop layer for etching hard mask layer 30. In accordance with some embodiments of the present disclosure, hard mask layer 30 is formed of silicon nitride, for example, using Low-Pressure Chemical Vapor Deposition (LPCVD). In accordance with other embodiments of the present disclosure, hard mask layer 30 is formed by thermal nitridation of silicon, or Plasma Enhanced Chemical Vapor Deposition (PECVD). A photo resist (not shown) is formed on hard mask layer 30 and is then patterned. Hard mask layer 30 is then patterned using the patterned photo resist as an etching mask to form hard mask layer 30 as shown in FIG. 2.

(19) Next, the patterned hard mask layer 30 is used as an etching mask to etch pad oxide layer 28 and substrate 20, followed by filling the resulting trenches in substrate 20 with a dielectric material(s). A planarization process such as a Chemical Mechanical Polish (CMP) process or a

mechanical grinding process is performed to remove excessing portions of the dielectric materials, and the remaining portions of the dielectric material(s) are STI regions **24**. STI regions **24** may include a liner dielectric (not shown), which may be a thermal oxide formed through a thermal oxidation of a surface layer of substrate **20**. The liner dielectric may also be a deposited silicon oxide layer, silicon nitride layer, or the like formed using, for example, Atomic Layer Deposition (ALD), High-Density Plasma Chemical Vapor Deposition (HDPCVD), or Chemical Vapor Deposition (CVD). STI regions **24** may also include a dielectric material over the liner oxide, wherein the dielectric material may be formed using Flowable Chemical Vapor Deposition (FCVD), spin-on coating, or the like. The dielectric material over the liner dielectric may include silicon oxide in accordance with some embodiments.

(20) The top surfaces of hard masks **30** and the top surfaces of STI regions **24** may be substantially level with each other. Semiconductor strips **26** are between neighboring STI regions **24**. In accordance with some embodiments of the present disclosure, semiconductor strips **26** are parts of the original substrate **20**, and hence the material of semiconductor strips **26** is the same as that of substrate **20**. In accordance with alternative embodiments of the present disclosure, semiconductor strips **26** are replacement strips formed by etching the portions of substrate **20** between STI regions **24** to form recesses, and performing an epitaxy to regrow another semiconductor material in the recesses. Accordingly, semiconductor strips **26** are formed of a semiconductor material different from that of substrate **20**. In accordance with some embodiments, semiconductor strips **26** are formed of silicon germanium, silicon carbon, or a III-V compound semiconductor material.

(21) Referring to FIG. **3**, STI regions **24** are recessed, so that the top portions of semiconductor strips **26** protrude higher than the top surfaces **24A** of the remaining portions of STI regions **24** to form protruding fins **36**. The respective process is illustrated as process **206** in the process flow **200** shown in FIG. **24**. The etching may be performed using a dry etching process, wherein HF.sub.3 and NH.sub.3, for example, are used as the etching gases. During the etching process, plasma may be generated. Argon may also be included. In accordance with alternative embodiments of the present disclosure, the recessing of STI regions **24** is performed using a wet etch process. The etching chemical may include HF, for example.

(22) In above-illustrated embodiments, the fins may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers, or mandrels, may then be used to pattern the fins.

(23) Referring to FIG. **4**, dummy gate stacks **38** are formed to extend on the top surfaces and the sidewalls of (protruding) fins **36**. The respective process is illustrated as process **208** in the process flow **200** shown in FIG. **24**. Dummy gate stacks **38** may include dummy gate dielectrics **40** and dummy gate electrodes **42** over dummy gate dielectrics **40**. Dummy gate electrodes **42** may be formed, for example, using polysilicon, and other materials may also be used. Each of dummy gate stacks **38** may also include one (or a plurality of) hard mask layer **44** over dummy gate electrodes **42**. Hard mask layers **44** may be formed of silicon nitride, silicon oxide, silicon carbo-nitride, or multi-layers thereof. Dummy gate stacks **38** may cross over a single one or a plurality of protruding fins **36** and/or STI regions **24**. Dummy gate stacks **38** also have lengthwise directions perpendicular to the lengthwise directions of protruding fins **36**.

(24) Next, gate spacers **46** are formed on the sidewalls of dummy gate stacks **38**. The respective process is also shown as process **208** in the process flow **200** shown in FIG. **24**. In accordance with some embodiments of the present disclosure, gate spacers **46** are formed of a dielectric material(s)

such as silicon nitride, silicon carbo-nitride, or the like, and may have a single-layer structure or a multi-layer structure including a plurality of dielectric layers.

(25) An etching process is then performed to etch the portions of protruding fins **36** that are not covered by dummy gate stacks **38** and gate spacers **46**, resulting in the structure shown in FIG. **5**. The respective process is illustrated as process **210** in the process flow **200** shown in FIG. **24**. The recessing may be anisotropic, and hence the portions of fins **36** directly underlying dummy gate stacks **38** and gate spacers **46** are protected, and are not etched. The top surfaces of the recessed semiconductor strips **26** may be lower than the top surfaces **24A** of STI regions **24** in accordance with some embodiments. Recesses **50** are accordingly formed. Recesses **50** comprise portions located on the opposite sides of dummy gate stacks **38**, and portions between remaining portions of protruding fins **36**.

(26) Next, epitaxy regions (source/drain regions) **54** are formed by selectively growing (through epitaxy) a semiconductor material in recesses **50**, resulting in the structure in FIG. **6**. The respective process is illustrated as process **212** in the process flow **200** shown in FIG. **24**. Depending on whether the resulting FinFET is a p-type FinFET or an n-type FinFET, a p-type or an n-type impurity may be in-situ doped with the proceeding of the epitaxy. For example, when the resulting FinFET is a p-type FinFET, silicon germanium boron (SiGeB) or silicon boron (SiB) may be grown. Conversely, when the resulting FinFET is an n-type FinFET, silicon phosphorous (SiP) or silicon carbon phosphorous (SiCP) may be grown. In accordance with alternative embodiments of the present disclosure, epitaxy regions **54** comprise III-V compound semiconductors such as GaAs, InP, GaN, InGaAs, InAlAs, GaSb, AlSb, AlAs, AlP, GaP, combinations thereof, or multi-layers thereof. After Recesses **50** are filled with epitaxy regions **54**, the further epitaxial growth of epitaxy regions **54** causes epitaxy regions **54** to expand horizontally, and facets may be formed. The further growth of epitaxy regions **54** may also cause neighboring epitaxy regions **54** to merge with each other. Voids (air gaps) **56** may be generated. In accordance with some embodiments of the present disclosure, the formation of epitaxy regions **54** may be finished when the top surface of epitaxy regions **54** is still wavy, or when the top surface of the merged epitaxy regions **54** has become planar, which is achieved by further growing on the epitaxy regions **54** as shown in FIG. **6**.

(27) After the epitaxy step, epitaxy regions **54** may be further implanted with a p-type or an n-type impurity to form source and drain regions, which are also denoted using reference numeral **54**. In accordance with alternative embodiments of the present disclosure, the implantation step is skipped when epitaxy regions **54** are in-situ doped with the p-type or n-type impurity during the epitaxy.

(28) FIG. **7A** illustrates a perspective view of the structure after the formation of Contact Etch Stop Layer (CESL) **58** and Inter-Layer Dielectric (ILD) **60**. The respective process is illustrated as process **214** in the process flow **200** shown in FIG. **24**. CESL **58** may be formed of silicon oxide, silicon nitride, silicon carbo-nitride, or the like, and may be formed using CVD, ALD, or the like. ILD **60** may include a dielectric material formed using, for example, FCVD, spin-on coating, CVD, or another deposition method. ILD **60** may be formed of an oxygen-containing dielectric material, which may be a silicon-oxide based material such as Tetra Ethyl Ortho Silicate (TEOS) oxide, Phospho-Silicate Glass (PSG), Boro-Silicate Glass (BSG), Boron-Doped Phospho-Silicate Glass (BPSG), or the like. A planarization process such as a CMP process or a mechanical grinding process may be performed to level the top surfaces of ILD **60**, dummy gate stacks **38**, and gate spacers **46** with each other.

(29) FIG. **7B** illustrates the reference cross-section **7B-7B** in FIG. **7A**, in which dummy gate stacks **38** are illustrated. Next, the dummy gate stacks **38** including hard mask layers **44**, dummy gate electrodes **42** and dummy gate dielectrics **40** are etched, forming trenches **62** between gate spacers **46**, as shown in FIG. **8**. The respective process is illustrated as process **216** in the process flow **200** shown in FIG. **24**. The top surfaces and the sidewalls of protruding fins **36** are exposed to trenches **62**. Next, as shown in FIGS. **9A** and **9B**, replacement gate stacks **72** are formed in trenches **62** (FIG. **8**). The respective process is illustrated as process **218** in the process flow **200** shown in FIG.

24. FIG. 9B illustrates the reference cross-section 9B-9B in FIG. 9A. Replacement gate stacks 72 include gate dielectrics 68 and the corresponding gate electrodes 70.

(30) In accordance with some embodiments of the present disclosure, a gate dielectric 68 includes Interfacial Layer (IL) 64 as its lower part, as shown in FIG. 9B. IL 64 is formed on the exposed surfaces of protruding fins 36. IL 64 may include an oxide layer such as a silicon oxide layer, which is formed through the thermal oxidation of protruding fins 36, a chemical oxidation process, or a deposition process. Gate dielectric 68 may also include high-k dielectric layer 66 formed over IL 64. High-k dielectric layer 66 includes a high-k dielectric material such as hafnium oxide, lanthanum oxide, aluminum oxide, zirconium oxide, or the like. The dielectric constant (k-value) of the high-k dielectric material is higher than 3.9, and may be higher than about 7.0, and sometimes as high as 21.0 or higher. High-k dielectric layer 66 is overlying, and may contact, IL 64. High-k dielectric layer 66 is formed as a conformal layer, and extends on the sidewalls of protruding fins 36 and the top surface and the sidewalls of gate spacers 46. In accordance with some embodiments of the present disclosure, high-k dielectric layer 66 is formed using ALD, CVD, PECVD, Molecular-Beam Deposition (MBD), or the like.

(31) Further referring to FIG. 9B, gate electrode 70 is formed on gate dielectric 68. Gate electrode 70 may include a plurality of stacked layers 74, which may be formed as conformal layers, and filling-metal regions 76 filling the rest of the trenches unfilled by the plurality of stacked layers 74. Stacked layers 74 may include a barrier layer, a work function layer over the barrier layer, and one or a plurality of metal capping layers over the work function layer. The detailed structure and the formation method of the stacked layers 74 are discussed referring to FIGS. 10 through 15.

(32) FIG. 9B schematically illustrates region 78, in which a portion of fin 36, a portion of gate dielectric 68, a portion of stacked layers 74, and a portion of filling-metal region 76 are included. FIGS. 10 through 15 illustrate the formation of the features that extend into region 78 in accordance with some embodiments. The respective process is illustrated as process flow 300 as shown in FIG. 25. The process 218 as shown in FIG. 24 is achieved through process flow 300.

(33) Referring to FIG. 2, isolation regions 24 are formed to extend from a top surface of substrate 20 into substrate 20. Isolation regions 24 are alternatively referred to as Shallow Trench Isolation (STI) regions hereinafter. The respective process is illustrated as process 204 in the process flow 200 shown in FIG. 24. The portions of substrate 20 between neighboring STI regions 24 are referred to as semiconductor strips 26. To form STI regions 24, pad oxide layer 28 and hard mask layer 30 are formed on semiconductor substrate 20, and are then patterned. Pad oxide layer 28 may be a thin film formed of silicon oxide. In accordance with some embodiments of the present disclosure, pad oxide layer 28 is formed in a thermal oxidation process, wherein a top surface layer of semiconductor substrate 20 is oxidized. Pad oxide layer 28 acts as an adhesion layer between semiconductor substrate 20 and hard mask layer 30. Pad oxide layer 28 may also act as an etch stop layer for etching hard mask layer 30. In accordance with some embodiments of the present disclosure, hard mask layer 30 is formed of silicon nitride, for example, using Low-Pressure Chemical Vapor Deposition (LPCVD). In accordance with other embodiments of the present disclosure, hard mask layer 30 is formed by thermal nitridation of silicon, or Plasma Enhanced Chemical Vapor Deposition (PECVD). A photo resist (not shown) is formed on hard mask layer 30 and is then patterned. Hard mask layer 30 is then patterned using the patterned photo resist as an etching mask to form hard mask layer 30 as shown in FIG. 2.

(34) Work-function layer 120 is formed over adhesion layer 118. The respective process is illustrated as process 306 in the process flow 300 shown in FIG. 25. The work function layer 120 determines the work function of the gate, and includes at least one layer, or a plurality of layers formed of different materials. The material of the work function layer is selected according to whether the respective FinFET is an n-type FinFET or a p-type FinFET. For example, when the FinFET is an n-type FinFET, work function layer 120 may include a titanium aluminum (TiAl) layer over the TaN layer. When the FinFET is a p-type FinFET, work function layer 120 may

include a TaN layer, a TiN layer over the TaN layer and may or may not include a TiAl layer over the TiN layer. It is appreciated that the work function layers may include different materials, which are also contemplated.

(35) In accordance with some embodiments of the present disclosure, a capping layer **122** is formed over work function layer **120**, as shown in FIG. **11**. The respective process is illustrated as process **308** in the process flow **300** shown in FIG. **25**. Capping layer **122** may be formed of TiN in accordance with some embodiments, and other materials such as TaN may be used. In accordance with some embodiments, capping layer **122** is formed using ALD. The thickness of capping layer **122** may be in the range between about 10 nm and about 50 nm.

(36) In accordance with some embodiments, the formation of capping layer **122** includes pulsing TiCl.sub.4 gas into the respective process ALD chamber (for example, chamber **404** in FIG. **22**), and purging TiCl.sub.4 . The respective processes are illustrated as processes **310** and **312**, respectively, in the process flow **300** shown in FIG. **25**. The pulsing duration (the time TiCl.sub.4 is in contact with wafer **10**) may be in the range between about 0.1 seconds and about 10 seconds. The flow rate of TiCl.sub.4 may be in the range between about 50 sccm and about 150 sccm. Throughout the description, the pulsing and the purging of TiCl.sub.4 are collectively referred to as a TiCl.sub.4 cycle.

(37) Next, ammonia (NH.sub.3) is pulsed into the ALD chamber, and is then purged. The respective processes are illustrated as process **314** and **316**, respectively, in the process flow **300** shown in FIG. **25**. The pulsing duration (the time NH.sub.3 is in contact with wafer **10**) may be in the range between about 0.1 seconds and about 10 seconds. Throughout the description, the pulsing and the purging of NH.sub.3 are collectively referred to as a NH.sub.3 cycle. The flow rate of NH.sub.3 may be in the range between about 50 sccm and about 100 sccm. During the formation of capping layer **122**, the temperature of wafer **10** is in the range between about 400° C. and about 600° C. The pressure of each of the TiCl.sub.4 and NH.sub.3 may be in the range between about 4 torr and about 20 torr.

(38) A TiCl.sub.4 cycle and a NH.sub.3 cycle in combination result in an (atomic) layer of TiN to be formed, and hence a TiCl.sub.4 cycle and a NH.sub.3 cycle are in combination referred to as an ALD loop. The formation of capping layer **122** may include a plurality of ALD loops, and process flow **300** includes the loop back to process **310**. The resulting thickness of capping layer **122** may be in the range between about 10 nm and about 50 nm.

(39) In accordance with some embodiments, the formation of capping layer **122** is ended with an NH.sub.3 cycle, which is indicated by ending with process **316** to proceed to process **322** in FIG. **25**. In accordance with other embodiments of the present disclosure, the formation of capping layer **122** is ended with a TiCl.sub.4 cycle, which includes the pulsing and the purging of TiCl.sub.4 as shown as processes **318** and **320** in the process flow **300** shown in FIG. **25**. As will be discussed in subsequent paragraphs, ending the formation of capping layer **122** with a TiCl.sub.4 cycle results in improved results. When the formation of capping layer **122** is ended with a TiCl.sub.4 cycle, a second pulsing duration of the ending TiCl.sub.4 pulsing (process **318** in FIG. **25**) may be prolonged to be longer than the first duration of the TiCl.sub.4 pulsing (process **310** in FIG. **25**) in the preceding ALD loops. For example, the pulsing duration of the ending TiCl.sub.4 pulsing may be in the range between about 0.1 seconds and about 10 seconds. The Ratio of the second duration to the first duration is greater than 1.0, and may be in the range between about 2.0 and about 5.0.

(40) During the ending TiCl.sub.4 pulsing **318**, wafer **10** is also heated, for example, to a temperature in the range between about 400° C. and about 600° C. No plasma is generated in accordance with some embodiments. The ending TiCl.sub.4 pulsing results in the resulting molecules (such as Ti.sub.xCl.sub.y molecules, with x and y being integers) to be exposed and connected to the underlying capping layer **122**. The ending TiCl.sub.4 pulsing process is used to improve the bonding of capping layer **122** to subsequently provided silicon, as discussed in subsequent paragraphs.

(41) FIG. 12 illustrates a soaking process (represented by arrows 123) using a silicon-containing gas, which may be SiH₄, SiH₂, DCS, or the like, or combinations thereof. The respective process is illustrated as process 322 in the process flow 300 shown in FIG. 25. During the silicon-containing gas soaking, wafer 10 is heated, for example, to a temperature in the range between about 400° C. and about 600° C. The flow rate of the silicon-containing gas may be in the range between about 300 sccm and about 500 sccm. The pressure of the silicon-containing gas may be in the range between about 4 torr and about 20 torr. No plasma is generated in accordance with some embodiments. The soaking duration may be in the range between about 180 seconds and about 600 seconds.

(42) FIG. 12 schematically illustrates the formation of silicon layer 124 as a result of the silicon-containing gas soaking. In accordance with some embodiments of the present disclosure, the thickness of silicon layer 124 is in the range between about 1 Å and about 15 Å, while the thickness may be greater or smaller.

(43) The formation of work function layer 120, the formation of capping layer 122, the ending TiCl₄ pulsing process, and silicon-containing gas soaking process may be in-situ performed in a same vacuum environment, so that no vacuum break occurs between these processes. These processes are performed consecutively, and may be performed in different process chambers that are in a same platform, which has a same vacuum environment. For example, FIG. 22 illustrates a production tool 400, which includes loadlocks 402 and a plurality of process chambers including vacuum chambers 404 and 406 sharing the same vacuum environment. In accordance with some embodiments, work function layer 120 is deposited in process chamber 404, while the formation of capping layer 122, the ending TiCl₄ pulsing process, and the silicon-containing gas soaking process are performed in process chamber 406, which is designed for ALD processes.

(44) FIG. 18 schematically illustrates a top surface of capping layer 122, which is ended with an NH₃ cycle. There are some TixCly molecules on the surface of capping layer 122. TixCly molecules have dangling bonds, which are available for silicon atoms to attach. However, since the process is ended with an NH₃ cycle, a majority of the TixCly molecules may be terminated by NH₃ molecules (illustrated as blanks having no TixCly), leaving limited number of dangling bonds. The amount of silicon atoms that can be attached is thus limited.

(45) FIG. 19 schematically illustrates a top surface of capping layer 122, which is ended with a TiCl₄ cycle. As a result, more TixCly molecules are on the surface of capping layer 122. The amount of silicon atoms that can be attached is thus increased compared to the capping layer formation ended with an NH₃ cycle.

(46) FIG. 23 illustrates the comparison of results, wherein the normalized amount of silicon attached to the surface of capping layers is illustrated as a function of soaking time. The solid circles are the results of the amount of silicon attached to a capping layer formed using an NH₃ ending cycles. The hollow circles and squares are the results of the amount of silicon attached to a capping layer formed using TiCl₄ ending cycles. The data show that by using the TiCl₄ ending cycles, more silicon can be attached.

(47) Referring back to FIG. 13, after the silicon-containing gas soaking, a vacuum break may be performed, and silicon layer 124 is exposed to open air. The respective process is illustrated as process 324 in the process flow 300 shown in FIG. 25. As a result of exposing the silicon layer 124 to open air (clean air, which is at room temperature, for example, in the range between about 20° C. and about 25° C.), silicon layer 124 (FIG. 12) is oxidized to form silicon-containing layer 126, as shown in FIG. 13.

(48) In the exposure of silicon layer 124, the oxygen in the air reacts with silicon layer 124 to form silicon oxide layer 126C. Silicon oxide layer 126C is rich in oxygen and silicon, and may also include other elements such as nitrogen and titanium. Accordingly, silicon oxide layer 126C is actually an intermixing layer of these elements, and is also referred to as silicon-oxide intermixing layer 126C hereinafter. The thickness of silicon-oxide intermixing layer 126C may be in the range

between about 0.1 nm and about 10 nm. On the other hand, since silicon layer **124** contacts capping layer **122**, which includes TiN, silicon nitride intermixing layer **126A** may be formed, partially due to the elevated temperature in the silicon-containing gas soaking. Silicon nitride intermixing layer **126A** is rich in silicon and nitrogen, and may also include other elements such as oxygen and titanium. Some portion of aluminum, which comes from work function layer **120**, may also be diffused into silicon nitride intermixing layer **126A**. The thickness of silicon nitride intermixing layer **126A** may be in the range between about 0.1 nm and about 10 nm.

(49) Depending on the thickness of silicon layer **124** (FIG. **12**), there may be, or may not be, silicon intermixing layer **126B**, which is rich in silicon, and may contain other elements such as nitrogen, oxygen, titanium, or the like, and may contain a small amount of aluminum. Silicon nitride intermixing layer **126A**, silicon intermixing layer **126B**, and silicon-oxide intermixing layer **126C** are in combination referred to as silicon-containing layer **126** hereinafter. Silicon-containing layer **126** may have a thickness in the range between about 0.1 nm and about 1.5 nm, and thus may be configured for charges to tunnel through.

(50) Although being very thin, silicon-containing layer **126** has the function of blocking oxygen from diffusing downwardly to oxidize work function layer **120**, and blocking the metal (such as aluminum) from diffusing out of the work function layer **120** to cause the drift in the threshold voltage of the respective FinFET. FIG. **20** schematically illustrates a multi-grain structure of capping layer **122**, which includes a plurality of grains. Oxygen and metal atoms may diffuse through the paths between the grains of capping layer **122**. Silicon-containing layer **126**, which is over capping layer **122** (not shown in FIG. **20**), acts as a blocking barrier to block the diffusion.

(51) Referring back to FIG. **13**, it is appreciated that due to the diffusion of elements, there may be no clear boundary between the sub-layers such as silicon nitride intermixing layer **126A**, silicon intermixing layer **126B**, and silicon-oxide intermixing layer **126C**. FIG. **21** illustrates the amount of some elements as a function of the distance Z (FIG. **13**), which is measured from the top surface of protruding fin **36** in FIG. **13**. The X-axis (FIG. **21**) represents the distance Z, and the Y axis represents the normalized amount of element oxygen (O), nitrogen (N), aluminum (Al), titanium (Ti), and hafnium (Hf). The range of protruding fin **36** (including Si), high-k dielectric layer **66** (including Hf), work function layer **120** (including TiAl), capping layer **122** (including TiN), silicon-containing layer **126**, and blocking layer TiN (formed in a subsequent step) are marked briefly. Comparing the result as shown in FIG. **21** with the results of the samples (not shown) whose formation processes do not include silicon-containing gas soaking processes, it is found that the diffusion of oxygen into capping layer **122** and the diffusion of aluminum through silicon-containing layer **126** is reduced.

(52) FIG. **14** illustrates the formation of blocking layer **128**. The respective process is illustrated as process **326** in the process flow **300** shown in FIG. **25**. The formation method, material, thickness, etc., of blocking layer **128** may be selected from the candidate methods, candidate materials, candidate thicknesses, and the like for forming capping layer **122**. The details are thus not repeated. For example, blocking layer **128** may be formed of TiN, which may be formed using ALD. Diffusion barrier layer **118**, work function layer **120**, silicon-containing layer **126**, and blocking layer **128** in combination correspond to stacked layers **74** in FIG. **9B**.

(53) FIG. **15** illustrates the deposition of filling-metal region **76**. The respective process is illustrated as process **328** in the process flow **300** shown in FIG. **25**. In accordance with some embodiments, filling-metal region **76** is formed of tungsten or cobalt, which may be formed using chemical vapor deposition. In accordance with some embodiments, WF.sub.6 and SiH.sub.4 are used as process gases for depositing tungsten. After the formation of filling-metal region **76**, a planarization process may be performed to remove excess portions of the deposited layers as shown in FIG. **15**, resulting in the gate stacks **72** as shown in FIGS. **9A** and **9B**. The respective planarization process is illustrated as process **330** in the process flow **300** shown in FIG. **25**.

(54) FIG. **16** illustrates the formation of hard masks **80** in accordance with some embodiments. The

respective process is illustrated as process **220** in the process flow **200** shown in FIG. **24**. The formation of hard masks **80** may include performing an etching process to recess gate stacks **72**, so that recesses are formed between gate spacers **46**, filling the recesses with a dielectric material, and then performing a planarization process such as a CMP process or a mechanical grinding process to remove excess portions of the dielectric material. Hard masks **80** may be formed of silicon nitride, silicon oxynitride, silicon oxy-carbo-nitride, or the like.

(55) FIG. **17** illustrates the formation of source/drain contact plugs **82**. The respective process is illustrated as process **222** in the process flow **200** shown in FIG. **24**. The formation of source/drain contact plugs **82** includes etching ILD **60** to expose the underlying portions of CESL **58**, and then etching the exposed portions of CESL **58** to reveal source/drain regions **54**. In a subsequent process, a metal layer (such as a Ti layer) is deposited and extending into the contact openings. A metal nitride capping layer may be formed. An anneal process is then performed to react the metal layer with the top portion of source/drain regions **54** to form silicide regions **84**, as shown in FIG. **17**. Next, either the previously formed metal nitride layer is left without being removed, or the previously formed metal nitride layer is removed, followed by the deposition of a new metal nitride layer (such as a titanium nitride layer). A filling-metallic material such as tungsten, cobalt, or the like, is then filled into the contact openings, followed by a planarization to remove excess materials, resulting in source/drain contact plugs **82**. Gate contact plugs (not shown) are also formed to penetrate through a portion of each of hard masks **80** to contact gate electrodes **70**. FinFETs **86**, which may be connected in parallel as one FinFET, is thus formed.

(56) The embodiments of the present disclosure have some advantageous features. Through the silicon-containing gas soaking process, a silicon-containing layer is formed over the work function layer. The silicon-containing layer is thin, and is an intermixing layer including silicon-oxide rich portion and a silicon-nitride rich portion. The silicon-containing layer is effective in preventing oxygen from penetrating downwardly to reach the work function layer, and hence may prevent the oxidation of the work function layer. Furthermore, the silicon-containing layer may prevent the metal in the work function layer from diffusing upwardly, hence may help keep the composition of the work function layer to be stable, and preventing the drift in the threshold voltage of the resulting FinFET. As a result, the threshold roll-up problem, which is the enlargement of the threshold voltage difference between the transistors in different regions (such as transistor-dense regions and transistor-sparse regions) is reduced.

(57) In accordance with some embodiments of the present disclosure, a method of forming an integrated circuit structure includes forming a gate dielectric on a wafer; forming a work function layer over the gate dielectric; depositing a capping layer over the work function layer; soaking the capping layer in a silicon-containing gas to form a silicon-containing layer; after the silicon-containing layer is formed, forming a blocking layer; and forming a metal-filling region over the blocking layer. In an embodiment, the depositing the capping layer comprises plurality of cycles, each comprising: a TiCl.sub.4 cycle comprising pulsing and purging TiCl.sub.4; and an NH.sub.3 cycle comprising pulsing and purging NH.sub.3, and the depositing the capping layer is ended with an additional TiCl.sub.4 cycle. In an embodiment, the depositing the capping layer comprises plurality of cycles, each comprising: a TiCl.sub.4 cycle comprising pulsing and purging TiCl.sub.4; and an NH.sub.3 cycle comprising pulsing and purging NH.sub.3, and the depositing the capping layer is ended with an additional NH.sub.3 cycle. In an embodiment, in the soaking the capping layer, the capping layer is soaked in the silicon-containing gas comprising a gas selected from the group consisting of SiH.sub.4, Si.sub.2H.sub.6, DCS, and combinations thereof. In an embodiment, in the soaking process, the wafer is heated to a temperature in a range between about 400° C. and about 600° C. In an embodiment, the method further includes a vacuum break to expose the silicon-containing layer to air. In an embodiment, the forming the work function layer, the depositing the capping layer, and the soaking the capping layer are in-situ performed in a same vacuum environment. In an embodiment, the depositing the capping layer and the soaking the

capping layer are performed in a same process chamber. In an embodiment, the method further includes forming a dummy gate stack on a sidewall and a top surface of a semiconductor fin; forming gate spacers on opposite sides of the dummy gate stack; forming an inter-layer dielectric, with the dummy gate stack and the gate spacers being in the inter-layer dielectric; and removing the dummy gate stack to form a trench between the stack spacers, wherein the gate stack is formed to extend into the trench.

(58) In accordance with some embodiments of the present disclosure, a method of forming an integrated circuit structure includes forming a gate dielectric on a semiconductor region; in a first process chamber of a production tool, forming a work function layer over the gate dielectric; in a second process chamber of the production tool, depositing a first titanium nitride layer over the work function layer; in the second process chamber of the production tool, soaking the first titanium nitride layer in a silicon-containing gas to form a silicon-containing layer, wherein the silicon-containing gas is selected from the group consisting of SiH_4 , Si_2H_6 , DCS, and combinations thereof; exposing the silicon-containing layer to oxygen to convert a portion of the silicon-containing layer into a silicon oxide containing layer; forming a second titanium nitride layer over the silicon oxide containing layer; and forming a metal-filling region over the second titanium nitride layer. In an embodiment, the first process chamber and the second process chamber share a same vacuum environment. In an embodiment, the soaking the first titanium nitride layer lasts a period of time between about 180 seconds and about 600 seconds. In an embodiment, the exposing the silicon-containing layer to oxygen comprises exposing the silicon-containing layer to air. In an embodiment, the exposing the silicon-containing layer to oxygen is performed at a room temperature.

(59) In accordance with some embodiments of the present disclosure, an integrated circuit includes a semiconductor region and a gate stack on the semiconductor region. The gate stack includes a gate dielectric; a work function layer over the gate dielectric; a first titanium layer over the work function layer; a silicon-containing layer over the first titanium layer; a second titanium layer over the silicon-containing layer; and a metal-filling region over the second titanium layer. In an embodiment, the silicon-containing layer comprises silicon, oxygen, nitrogen, and titanium. In an embodiment, the silicon-containing layer comprises silicon oxide. In an embodiment, the silicon-containing layer comprises silicon nitride. In an embodiment, the work function layer comprises TiAl .

(60) The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims

1. A method comprising: forming a gate stack comprising: forming a gate dielectric over a semiconductor region of a wafer; forming a work-function layer over the gate dielectric; depositing a first capping layer comprising titanium nitride over the work-function layer, wherein the depositing the first capping layer is performed starting with a composite cycle comprising: a first TiCl_4 pulsing-and-purging cycle; and a NH_3 pulsing-and-purging cycle following the first TiCl_4 pulsing-and-purging cycle, wherein the depositing the first capping layer is ended with a second TiCl_4 pulsing-and-purging cycle; forming a silicon-containing layer over and physically contacting the first capping layer; after the silicon-containing layer is formed,

- performing a vacuum break to expose the silicon-containing layer to air and to form a silicon-and-oxygen-containing layer, wherein the silicon-and-oxygen-containing layer is configured for charges to tunnel through; and forming a metallic material over the silicon-and-oxygen-containing layer.
2. The method of claim 1, wherein the forming the silicon-containing layer comprises soaking the wafer in a silicon-containing gas.
 3. The method of claim 2, wherein the soaking the wafer in the silicon-containing gas is performed when the wafer is heated.
 4. The method of claim 3, wherein in the soaking the first capping layer, the wafer is heated to a temperature in a range between about 400° C. and about 600° C.
 5. The method of claim 2, wherein the forming the work-function layer, the depositing the first capping layer, and the forming the silicon-containing layer are performed in a vacuum chamber, and wherein the method further comprises, after the wafer is soaked in the silicon-containing gas, performing a vacuum break.
 6. The method of claim 1, wherein the second TiCl.sub.4 pulsing-and-purging cycle is performed at an elevated wafer temperature, and is free from plasma.
 7. The method of claim 1, wherein the depositing the first capping layer further comprises a plurality of additional composite cycles following the composite cycle, and wherein a TiCl.sub.4 pulsing duration in the second TiCl.sub.4 pulsing-and-purging cycle is longer than TiCl.sub.4 pulsing durations during the composite cycle and the plurality of additional composite cycles.
 8. The method of claim 1 further comprising, depositing a second capping layer comprising titanium nitride over and contacting the silicon-containing layer, wherein the metallic material is formed over the second capping layer.
 9. The method of claim 8, wherein the depositing the second capping layer and the forming the silicon-containing layer are performed in a same process chamber.
 10. A method comprising: forming a gate stack on a semiconductor region, the forming the gate stack comprising: depositing a first titanium nitride layer over the semiconductor region, wherein the depositing the first titanium nitride layer is performed starting with a first TiCl.sub.4 pulsing-and-purging cycle, followed by a NH.sub.3 pulsing-and-purging cycle, and wherein the depositing the first titanium nitride layer is ended with a second TiCl.sub.4 pulsing-and-purging cycle; forming a silicon-containing layer over the first titanium nitride layer; performing a vacuum break to expose the silicon-containing layer to air and to form a silicon oxide layer, wherein the silicon oxide layer is configured for charges to tunnel through; depositing a second titanium nitride layer over the silicon oxide layer; and depositing a metal-filling region over the second titanium nitride layer.
 11. The method of claim 10, wherein the depositing the first titanium nitride layer comprises a plurality of additional TiCl.sub.4 pulsing-and-purging cycles between the first TiCl.sub.4 pulsing-and-purging cycle and the second TiCl.sub.4 pulsing-and-purging cycle.
 12. The method of claim 11, wherein a first TiCl.sub.4 pulsing duration in each of the first TiCl.sub.4 pulsing-and-purging cycle and the plurality of additional TiCl.sub.4 pulsing-and-purging cycles is shorter than a second TiCl.sub.4 pulsing duration in the second TiCl.sub.4 pulsing-and-purging cycle.
 13. The method of claim 10, wherein the silicon-containing layer is formed through a soaking process.
 14. The method of claim 13 further comprising forming a work-function layer, wherein the first titanium nitride layer is deposited over the work-function layer, and wherein in the soaking process, the first titanium nitride layer is exposed to a silicon-containing gas.
 15. The method of claim 14, wherein the silicon-containing gas is selected from the group consisting of SiH.sub.4, Si.sub.2H.sub.6, Dichlorosilane (DCS), and combinations thereof.
 16. A method comprising: forming a gate stack comprising: forming a gate dielectric on a semiconductor region; forming a work-function layer over the gate dielectric; depositing a first

titanium nitride layer over the work-function layer, wherein the depositing the first titanium nitride layer is performed starting with a first titanium chloride pulsing-and-purging cycle, followed by an ammonia pulsing-and-purging cycle, and wherein the depositing the first titanium nitride layer is ended with a second titanium chloride pulsing-and-purging cycle; forming a silicon-containing layer over and contacting the first titanium nitride layer; performing a vacuum break to expose the silicon-containing layer to air; and forming a metal-filling region over the silicon-containing layer that has been exposed to air.

17. The method of claim 16, wherein a first titanium chloride pulsing process in the first titanium chloride pulsing-and-purging cycle lasts for a first duration, and a second titanium chloride pulsing process in the second titanium chloride pulsing-and-purging cycle lasts for a second duration longer than the first duration.

18. The method of claim 17, wherein a ratio of the second duration to the first duration is in a range between about 2 and about 5.

19. The method of claim 16 further comprising depositing a second titanium nitride layer over and contacting the silicon-containing layer.

20. The method of claim 16, wherein the gate stack is comprised in a Fin Field-Effect Transistor (FinFET).
