



(12) **United States Design Patent**
Wang

(10) **Patent No.:** **US D1,089,132 S**
(45) **Date of Patent:** **** Aug. 19, 2025**

(54) **IP TRANSMISSION PROCESSOR**

(71) Applicant: **B&M MODERN MEDIA INC.,**
Guangzhou (CN)

(72) Inventor: **Violet Wang,** Guangzhou (CN)

(73) Assignee: **B&M Modern Media Inc.,** Guangzhou
(CN)

(**) Term: **15 Years**

(21) Appl. No.: **29/890,218**

(22) Filed: **Apr. 21, 2023**

(51) **LOC (15) Cl.** **14-02**

(52) **U.S. Cl.**
USPC **D14/313; D14/125**

(58) **Field of Classification Search**
USPC D14/300–314, 348, 349, 353–358,
D14/363–369, 432, 439, 441–446, 239,
D14/242, 125, 127, 140–140.6; D13/133,
D13/146, 147
CPC H05K 5/00; H05K 5/02; H05K 7/1485;
H05K 7/1488; H05K 5/04; H05K 7/20;
G06F 1/181; G06F 1/182
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,506,322	A	*	4/1970	William	H05K 5/04	312/111
D405,092	S	*	2/1999	Ohshima	D14/125	
D411,985	S	*	7/1999	Hartel	D14/313	
D466,111	S	*	11/2002	Johnsen	D14/140.4	
D470,465	S	*	2/2003	Lee	D14/125	
D518,044	S	*	3/2006	Lee	D14/368	
D518,822	S	*	4/2006	Fujimura	D14/366	
D570,351	S	*	6/2008	Matityahu	D14/441	
D627,772	S	*	11/2010	Wang	D14/313	
D631,022	S	*	1/2011	Treulich	D14/125	
D635,530	S	*	4/2011	Sung	D14/125	
D675,160	S	*	1/2013	Tanaka	D13/110	

D748,093	S	*	1/2016	Russette	D14/356
D785,616	S	*	5/2017	Zimmermann	D14/313
D789,339	S	*	6/2017	Tang	D14/240
D795,244	S	*	8/2017	Zimmermann	D14/313
D815,609	S	*	4/2018	Moreno	D14/125
D840,406	S	*	2/2019	Caggiani	D14/444
D865,695	S	*	11/2019	Xiang	D13/184
D869,425	S	*	12/2019	Bell	D14/188

(Continued)

FOREIGN PATENT DOCUMENTS

CN 307680500 * 11/2022

OTHER PUBLICATIONS

VFN28 Series, unknown date, B&M, site visited Dec. 12, 2024:
<https://www.bmvtech.com/> (Year: 2024).*

(Continued)

Primary Examiner — Leanne Was-Englehart
Assistant Examiner — Alison Davis
(74) *Attorney, Agent, or Firm* — Jose Cherson Weissbrot


(57) **CLAIM**

The ornamental design for an IP transmission processor as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of an IP transmission processor showing my new design;
FIG. 2 is a front view thereof;
FIG. 3 is a rear view thereof;
FIG. 4 is a left side view thereof;
FIG. 5 is a right side view thereof;
FIG. 6 is a top plan view thereof; and,
FIG. 7 is a bottom plan view thereof.
Broken lines in the drawings depict portions of the IP transmission processor that form no part of the claimed design.

1 Claim, 7 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D896,191	S	*	9/2020	Xiang	D13/133
D906,276	S	*	12/2020	Liu	D14/188
D932,460	S	*	10/2021	Hwang	D14/203.1
D933,666	S	*	10/2021	Vozzi	D14/441
D963,631	S	*	9/2022	Wu	D14/242
D991,252	S	*	7/2023	Fouche	D14/188
2007/0076359	A1	*	4/2007	Liang	G06F 1/181
						361/679.02
2010/0224387	A1	*	9/2010	Liu	G06F 1/183
						174/59
2017/0194751	A1	*	7/2017	Little	H01L 23/467
2020/0176213	A1	*	6/2020	Tseng	H05K 7/20

OTHER PUBLICATIONS

1U Rackmount Case, unknown date, Onlogic, site visited Dec. 12, 2024: <https://www.onlogic.com/store/mk100/> (Year: 2024).*

PD6I 6-Channel MPEG-2 IP Encoder, unknown date, ATX, site visited Dec. 12, 2024: <https://atx.com/products/channel-insertion-encoding/pd6ip-6-channel-mpeg-2-ip-encoder/> (Year: 2024).*

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7