



(19) **United States**

(12) **Patent Application Publication**
Belenky et al.

(10) **Pub. No.: US 2025/0258651 A1**

(43) **Pub. Date: Aug. 14, 2025**

(54) **MODULAR MULTIPLIER WITH IMPROVED EFFICIENCY**

(52) **U.S. Cl.**

CPC **G06F 7/722** (2013.01)

(71) Applicant: **FortifyIQ, Inc.**, Concord, MA (US)

(57)

ABSTRACT

(72) Inventors: **Yaacov Belenky**, Maale Adumim (IL); **Ury Kreimer**, Tekoa (IL); **Valery Teper**, Petah-Tikva (IL); **Daria Ryzhkova**, Moscow (RU); **Alexander Kesler**, Boca Raton, FL (US)

A method for performing modular multiplication of a first multiplicand and a second multiplicand in a cryptographic engine, the method including calculating an integer corresponding with an inverse of a modulus based on a number of bits in the modulus, a digit size of the modular multiplier and a fixed size coefficient. The method also includes calculating a result of the modular multiplication using a plurality of modular reduction coefficients determined using the integer and respective digits of the multiplicands, the result less than an upper size limit that is based on the size coefficient and the modulus. The method further includes determining a final result of the modular multiplication based on a difference between the result and the modulus. If the difference is less than zero, the result is the final result, and if the difference is greater than or equal to zero, the difference is the final result.

(21) Appl. No.: **19/049,329**

(22) Filed: **Feb. 10, 2025**

Related U.S. Application Data


(60) Provisional application No. 63/551,887, filed on Feb. 9, 2024.

Publication Classification

(51) **Int. Cl.**

G06F 7/72 (2006.01)

100



100




FIG. 1

200




FIG. 2

300




FIG. 3

400




FIG. 4

500




FIG. 5

600




FIG. 6

MODULAR MULTIPLIER WITH IMPROVED EFFICIENCY

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims the benefit of U.S. Provisional Application No. 63/551,887, filed on Feb. 9, 2024, which is hereby incorporated by reference in its entirety.

SUMMARY

[0002] In a general aspect, a method for performing modular multiplication of a first integer and a second integer modulo a third integer in a modular multiplier of a cryptographic engine includes calculating a fourth integer corresponding with an inverse of the third integer based on a number of bits in the third integer, a digit size of the modular multiplier and a size coefficient. The size coefficient corresponds with an upper size limit for a result of the modular multiplication. The size coefficient is fixed and the upper size limit is a product of the size coefficient and the third integer. The method further includes calculating a result of the modular multiplication using a plurality of modular reduction coefficients that are determined using the fourth integer, a respective digit of the first integer and at least two most significant digits of the second integer. The result has a value that is less than the upper size limit. The method also includes determining a final result of the modular multiplication based on a difference between the result and the third integer. If the difference is less than zero, the result is the final result, and if the difference is greater than or equal to zero, the difference is the final result.

[0003] In another general aspect, a processor includes a cryptographic engine configured to perform modular multiplication of a first integer and a second integer modulo a third integer. Performing the modular multiplication includes calculating a fourth integer corresponding with an inverse of the third integer based on a number of bits in the third integer, a digit size of a hardware multiplier of the processor and a size coefficient. The size coefficient corresponds with an upper size limit for a result of the modular multiplication. The size coefficient is fixed and the upper size limit is a product of the size coefficient and the third integer. Performing the modular multiplication further includes calculating a result of the modular multiplication using a plurality of modular reduction coefficients that are determined using the fourth integer, a respective digit of the first integer, and at least two most-significant digits of the second integer. The result has a value that is less than the upper size limit. Performing the modular multiplication also includes determining a final result of the modular multiplication based on a difference between the result and the third integer. If the difference is less than zero, the result is the final result. If the difference is greater than or equal to zero, the difference is the final result.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] FIG. 1 is a flowchart illustrating an example method for performing modular multiplication.

[0005] FIG. 2 is a flowchart illustrating another example method for performing modular multiplication, which can be an implementation of the method of FIG. 1.

[0006] FIG. 3 is a block diagram schematically illustrating an example processor that can implement an instruction for performing modular multiplication.

[0007] FIG. 4 is a block diagram schematically illustrating an example state of a processor before execution of a modular multiplication instruction.

[0008] FIG. 5 is a block diagram schematically illustrating an example state of a processor after execution of a modular multiplication instruction.

[0009] FIG. 6 is a block diagram schematically illustrating another example state of a processor after execution of a modular multiplication instruction.

[0010] In the drawings, like reference symbols may indicate like and/or similar components (elements, structures, etc.) in different views. The drawings generally illustrate, by way of example, but not by way of limitation, various implementations, and aspects of those implementations discussed in the present disclosure. Reference symbols shown in one drawing may not be repeated for the same, and/or similar elements in related views. Reference symbols that are repeated in multiple drawings may not be specifically discussed with respect to each of those drawings, but are provided for context between related views. Also, not all like elements in the drawings are specifically referenced with a reference symbol when multiple instances of an element are illustrated.

DETAILED DESCRIPTION

[0011] Asymmetric cryptography is a cryptographic primitive that can be used for digital signing, for secure key exchange, for asymmetric encryption, etc. Current asymmetric cryptography algorithms, e.g., RSA, DSA, DH, ECDSA, EdDSA, ECDH, EdDH, are implemented using calculations performed with large integers, e.g., integer with more than 1000 bits in their digital representations.

[0012] In such cryptographic implementations (cryptosystems, cryptographic algorithms, cryptographic schemes, etc.), arithmetic operations can be performed modulo a fixed large integer, which can be referred to as a modulus. These arithmetic operations, due to the size of the integers involved, are computationally intensive, and commonly performed in dedicated hardware. Of the arithmetic operations performed in cryptography implementations, modular multiplication can be the most computationally intensive.

[0013] Modular multiplication is computationally intensive because it involves division by the modulus. In prior approaches, naive algorithms used for performing such division include trial and error, which can use complicated (e.g., hardware divider) resources and repeated calculations. For instance, a prediction can be made for a digit of a result, where the computations are then corrected if the prediction is incorrect. For at least this reason, such naive algorithms can take a significant amount of computation time and/or bandwidth. Moreover, in such approaches, either a time for performing a modular multiplication operation would be dependent on the input data, making timing attacks possible, or the time for performing a modular multiplication operation would always be worst case, e.g., by executing arithmetic calculations that are superfluous, which can prevent timing attacks at the expense of increased execution time and resources.

[0014] Some prior approaches used to improve efficiency of modular multiplication operations include the use of Montgomery multiplication. Such approaches include i)

converting input data to a Montgomery domain; ii) performing computations in the Montgomery domain, where instead of division by N (a large integer modulus), division by a power of 2 is used; and iii) converting output data (e.g., result(s) of computations) back from the Montgomery domain. Unlike trial division by N , which, as noted above, can be problematic, division by a power of 2, e.g., in the Montgomery domain, is computationally fast and non-intensive, e.g., can be performed as right shift operations of a long (digital) integer. However, a disadvantage of using Montgomery multiplication is the need to switch to the Montgomery domain in the beginning and to switch back in the end, which increases processing time.

[0015] This disclosure is directed to alternative approaches for modular multiplication that can address at least some of the foregoing technical problems. For instance, in approaches described herein, one technical benefit is that data (e.g., operands, etc.) is/are not switched to and from the Montgomery domain when performing modular multiplication. Instead, in implementations for modular multiplication of long integers described herein, reduced intermediate results are permitted to be slightly larger than an associated modulus. Such approaches bypass the need for exact trial division where the result is strictly less than the modulus. Such modular multiplication approaches and associated partial modular reduction can be performed in parallel. All involved large integers (operands) are subdivided into “digits” (e.g., 16-bit, or 32-bit “digits”), and one or two extended digit \times digit multipliers (e.g., hardware multipliers) can be used for standard long multiplication of the operands using a digit-by-digit approach, where “extended digit” stands for “digit+2 bits”, e.g., for 16-bit digits, 18 \times 16 multipliers can be used. In some implementations, two multipliers are used, which can reduce the computation time. In other implementations, one multiplier is used, and an associated modular multiplier can be more compact when implemented in hardware, e.g., can be implemented using a significantly lower number of logic gates.

[0016] Implementations described herein, in addition to the foregoing technical advantages and benefits, can provide a number of other improvements over prior implementations. Briefly, with further details discussed below, the disclosed implementations can use a single, fixed set of parameters that are independent of a given modulus, which allows for fixed timing of modular multiplication operation independent of modulus value for a given number of digits. This can improve (reduce) execution time and/or prevent timing attacks, as it facilitates using a fixed number of operations for modular multiplication that is based on a number of digits of an associated modulus but is independent of a value of the modulus. Also, the implementations described herein provide for final modular reduction to be built into a modular multiplier, rather than be separately implemented or determined.

[0017] The disclosed implementations further allow for efficiently implementing modular multiplication as a command in a processor architecture, and for reducing or limiting computing resources of such implementations by allowing for coincidence between memory slots used for operands and a corresponding fully reduced modular multiplication result, as well as using shared resources for storing integer values used in performing modular multiplication calculations.

[0018] FIG. 1 is a flowchart illustrating an example method 100 for performing modular multiplication. The method 100 is a high-level representation of an approach for modular multiplication that can be implemented in a stand-alone modular multiplier (e.g., hardware modular multiplier), implemented in a cryptographic engine (e.g., cryptosystem, etc.) along with other operations such as modular addition and/or modular subtraction, and/or implemented in a general purpose processor where modular multiplication is invoked with a command (instruction) of the processor, e.g., with multiplicands and a modulus provided as operands of the instruction. In some implementations, a processor can be implemented as an application-specific integrated circuit (ASIC) based on a standard processor architecture, where the ASIC is implemented so as to perform cryptographic functions (e.g., implements a given cryptosystem, implements a stand-alone modular multiplier, etc.).

[0019] For purposes of illustration and as indicated above, the operations of FIG. 1 provide a general, high-level understanding of implementations for performing modular multiplication described herein. The discussion of FIG. 1 will be followed by a discussion of underlying mathematical processes (operations) used for performing modular multiplication, associated notation, and example calculations used for determining (obtaining, calculating, etc.) a fully reduced modular multiplication result. FIG. 2 will then be described, where FIG. 2 illustrates an example of using nested iterative loops for performing modular multiplication, e.g., in accordance with the high-level method (method 100) and the underlying mathematical processes described herein.

[0020] Referring to FIG. 1, the method 100 includes, at operation 110, receiving multiplicands and a modulus for modular multiplication. At operation 120, the method 100 includes calculating an integer corresponding with an inverse of the modulus (e.g., an inverse of a factor of two and the modulus that is an integer value). This value is referred to herein as v , which is discussed further below. Briefly, this calculation and the resulting value allows for using multiplication by v in place of division by the modulus (a large integer), which, as noted above, allows for more efficient processing, as a hardware multiplier can be used instead of a hardware divider for division by the modulus.

[0021] In some implementations, the ordering of operations 110 and 120 can be varied. For instance, in some implementations, a modulus can be provided (received), v can be calculated, the multiplicands can then be provided (received), and modular multiplication can then be performed using the multiplicands and v , such as in the examples described herein. In other words, the specific ordering of the operations 110 and 120 will depend on the particular implementation, e.g., a stand-alone modular multiplier, a modular multiplier integrated into a cryptosystem, a processor instruction, etc.

[0022] At operation 130, the method 100 includes calculating intermediate results of a modular multiplication operation. As described in further detail below, the calculations of operation 130 can be performed in nested iterative loops, e.g., a first iterative loop (outer loop) and a second iterative loop (inner loop) that is nested in the outer loop. After iteratively calculating intermediate results at operation 130, the method 100 includes, at block 140, determining a final (fully reduced) result of the modular multiplication of the multiplicands and the modulus. Examples of approaches

for determining the fully reduced result are described in further detail below. Briefly, in some implementations, a fully reduced result can be determined based on calculations that are performed in a last iteration of a corresponding inner loop. In other implementations, a fully reduced result can be determined based on calculations that are performed after a last iteration of a corresponding outer loop.

[0023] As further context for the method **100**, as well as other example implementations described herein, following is a discussion of the underlying mathematical operation sequences used for modular multiplication, and the notation used in the examples of this disclosure. In prior implementations, performing modular multiplication has been implemented using calculations and parameters that are dependent on a numeric value of a modulus for a particular calculation. As discussed above, such approaches have the drawbacks of allowing for timing attacks or using worst case timing for all calculations (e.g., performing superfluous calculations). The approaches described herein are implemented using a single (fixed) set of parameters and calculations that are independent of a numeric value of an associated modulus.

[0024] For instance, use of a single (fixed) set of parameters allows for performing modular multiplication such that an upper size limit of the intermediate results is also fixed. For instance, in the examples described herein, a fixed set of parameters is used that provides for a size coefficient (referred to herein as α), where a size of the intermediate results (upper size limit) is less than two times the modulus (e.g., $\alpha < 2$ and the upper size limit is a times the modulus). More specifically in the example implementations described herein, a fixed set of parameters (e.g., $Z=4$, which indirectly affects a value of α) is used, and provides for $\alpha=1.5$ and a size of the intermediate results of a modular multiplication operation being less than 1.5 times the modulus. The use of Z is described in further detail below.

[0025] In the example implementations described herein, a digit size of $X=16$ bits is used. In some implementations, other digit sizes are possible, e.g., 32 bits, 64 bits, etc. Also in the examples provided herein, modular multiplication using 3-digit operands is described by way of example and for purposes of illustrations. In actual cryptographic implementations, operands with a larger number of digits can be used. For instance, for operands including 1024 bits, each operand (with $X=16$) would be 64 digits, while for operands including 2048 bits, each operand (with $X=16$) would be 128 digits. In such implementations, the sequence of operations would be the same, with an increased number of iterations (e.g., iterations of an outer loop and corresponding iterations of an inner loop) corresponding with a number of digits of the corresponding operands.

[0026] For purposes of discussion, specific numerical examples provided herein are to illustrate the approaches for modular multiplication describe herein. In a first numerical example operands (hex values) of a modular multiplication are as follows:

[0027] $N=f70c\ 8e4b\ dc5f$

[0028] $A=f2e9\ a315\ d2f0$

[0029] $B=c606\ 536f\ 6053$,

where N is the modulus, A is the first multiplicand, and B is the second multiplicand.

[0030] Also, for purpose of the examples described herein a number of digits of the operands minus one is represented as γ , where the inner loop is iterated over a range of 0 to γ , or vice versa (e.g., a number of indices equal to the number

of digits, or $\gamma+1$). The following relationship, with respect to the calculation of v (discussed above), applies:

$$2^{32} = 2^{\gamma X} \leq N < 2^{(\gamma+1)X} = 2^{48}.$$

Based on the foregoing relationship and the fixed set of parameters, and independent of the values of A and B , v is calculated as follows:

$$v = \left\lfloor \frac{2^{(\gamma+2)X+Z}}{N} \right\rfloor = \left\lfloor \frac{2^{68}}{N} \right\rfloor.$$

Therefore, in this numerical example, $v=0010\ 9467$.

[0031] Further in the numerical examples described herein, large numbers (integers) are represented with capital letters (e.g., A, B, N, S, D , as described herein). Furthermore, digits of the large numbers (integers) are represented with corresponding lowercase letters with an index, where the digits are numbered from the least significant digit (index 0) to the most significant digit (index γ). In the notation used herein, an expression such as $\overline{b_\gamma b_{\gamma-1}}$ represents a two-digit number with a most significant digit b_γ and a least significant digit $b_{\gamma-1}$.

[0032] By way of background for the examples described herein, the expression $F=E \bmod N$ means that $E-F$ is divisible by N and $0 \leq F < N$. Additionally, $F=E \bmod_q N$ (where $q \bmod$ stands for quasi-mod) means that $E-F$ is divisible by N and $0 \leq F < \alpha N$, where $\alpha > 1$ is a constant that is based (indirectly) on the fixed parameters used for modular multiplication in the examples described herein, e.g., $Z=4$, which corresponds to $\alpha=1.5$. It is noted that with $\alpha=1.5$ there exists, at most, two numbers F such that $F=E \bmod_q N$. For purposes of this disclosure, to find $E \bmod_q N$ means to find either of the two possible values of F .

[0033] By way of further background, the following illustrates a modular multiplication process at a high-level of abstraction:

```

S = 0
for i =  $\gamma \dots 0$ :
    T =  $2^X S + a_i B$ 
    S =  $Tq \bmod N$ 
return S

```

[0034] This example process, which is provided by way of context and for purposes of illustration, can represent implementation of nested outer and inner loops without final modular reduction to achieve a fully reduced result.

[0035] In the foregoing, in addition to the parameters defined above, S represents modular multiplication results (e.g., intermediate results) calculated during iterations of an inner and outer loop, where S is initialized to zero prior to entering the first outer loop iteration, and i is an index for digits of A .

[0036] Based on the foregoing, and given that $2^X a_i + a_{i-1} \overline{a_\gamma \dots a_1}$, it can be seen, by induction, that after iteration i , the intermediate result T equals $\overline{a_\gamma \dots a_i} B$ modulo N , and S is $\overline{a_\gamma \dots a_i} B \bmod_q N$. Therefore, after the loop is finished, $S = \overline{a_\gamma \dots a_0} B \bmod_q N = AB \bmod N$.

[0037] In order to calculate $Tq \bmod N$, we need to find an integer q such that $0 \leq T-qN < \alpha N$, where q is referred herein to as a modular reduction coefficient. In the examples approaches described herein, q can be calculated in each iteration of an outer loop for use in corresponding inner loop iterations for calculating (digit-by-digit) S corresponding with a given outer loop iteration. While a first candidate for q is $q = \lfloor T/N \rfloor$, as noted above, this is a complex calculation with large numbers (integers).

[0038] Instead q can be calculated using the fact that

$$v = \left\lfloor \frac{2^{(\gamma+2)X+Z}}{N} \right\rfloor.$$

Accordingly, $\lfloor T/N \rfloor$ can be replaced with:

$$q = \left\lfloor \frac{Tv}{2^{(\gamma+2)X+Z}} \right\rfloor \geq \lfloor T/N \rfloor,$$

which corresponds with performing calculation in integers

$$q^* = Tv = (2^X S + a_i B)v$$

and then dropping the least significant $(\gamma+2)X+Z$ bits or, in other words, dropping the least significant $\gamma+2$ digits and additionally dropping Z bits. While this is still a calculation with large integers, it replaces larger integer division with large integer multiplication, which can provide the associated benefits described herein.

[0039] To simplify the foregoing expression, it is noted that the result of q is only slightly larger than one digit. For instance, $S < \alpha N$, $B < N$ and $a_i < 2^X$, so $2^X S + a_i B < 2^X \alpha N + 2^X N = (\alpha+1)2^X N$, and $q < (\alpha+1)2^X < 2^{X+2}$ for $\alpha=1.5$. Therefore, the calculation of $(2^X S + a_i B)v$ can be performed at each iteration where only two most significant digits (i.e., $2X$ bits) of the intermediate results are retained, which can be mathematically proven to provide results accurate enough to ensure that $0 \leq T-qN < \alpha N$.

[0040] Accordingly, starting with the large integers S and B and limiting them to the two most significant digits, in the expression:

$$q^* = (2^X S + a_i B)v$$

the expression:

$$2^X S + a_i B$$

can be replaced with:

$$2^{(\gamma-1)X} (2^X \overline{s_{\gamma} s_{\gamma-1}} + a_i \overline{b_{\gamma} b_{\gamma-1}}).$$

[0041] To calculate the resulting expression, because multiplications by powers of 2 are implemented as data shifts, we only need to perform two $(\gamma \times \gamma)$ -bit multiplications— $a_i \times b_{\gamma}$ and $a_i \times b_{\gamma-1}$, and corresponding shifts and additions. The

upper limit for possible values of $2^X \overline{s_{\gamma} s_{\gamma-1}} + a_i \overline{b_{\gamma} b_{\gamma-1}}$ is slightly more than three digits. For instance:

$$\begin{aligned} 2^X \overline{s_{\gamma} s_{\gamma-1}} &< 2^X \alpha \overline{b_{\gamma} b_{\gamma-1}} < \alpha \cdot 2^{3X} \\ a_i \overline{b_{\gamma} b_{\gamma-1}} &< 2^X \cdot 2^{2X} = 2^{3X} \\ 2^X \overline{s_{\gamma} s_{\gamma-1}} + a_i \overline{b_{\gamma} b_{\gamma-1}} &< \alpha \cdot 2^{3X} + 2^{3X} = (\alpha+1)2^{3X} < 2^{3X+2} \end{aligned}$$

[0042] In the foregoing expressions, dropping the least significant digit from $2^X \overline{s_{\gamma} s_{\gamma-1}} + a_i \overline{b_{\gamma} b_{\gamma-1}}$, obtains a $(2X+2)$ -bit number which is referred to herein as $t = t_1 t_0$, where t_1 is an extended $(X+2)$ -bit digit rather than a standard X -bit digit. Accordingly, the next approximate replacement of:

$$q^* = 2^{(\gamma-1)X} (2^X \overline{s_{\gamma} s_{\gamma-1}} + a_i \overline{b_{\gamma} b_{\gamma-1}})$$

can be:

$$q^* = 2^{\gamma X} tv.$$

[0043] In the implementations described herein, the fixed parameters guarantee that, for a given digit size X $v = v_1 v_0$ is a two-digit number. To calculate tv , four multiplications operations can be used, two of which are $((\gamma+2) \times \gamma)$ -bit, and two are $(\gamma \times \gamma)$ -bit. However, since only the $X+2$ most significant bits of the result are used, which is less than two digits, the calculation of $t_0 v_0$ can be omitted, and only three products can be calculated, e.g., $t_1 v_1$, $t_1 v_0$, $t_0 v_1$, and several shifts and additions can be performed.

[0044] Based on the foregoing:

$$q^* = 2^{\gamma X} tv$$

can be approximately replaced with:

$$q^* = 2^{(\gamma+1)X} (2^X t_1 v_1 + t_1 v_0 + t_0 v_1)$$

And:

$$q = \left\lfloor \frac{Tv}{2^{(\gamma+2)X+Z}} \right\rfloor = \left\lfloor \frac{q^*}{2^{(\gamma+2)X+Z}} \right\rfloor$$

can be replaced with:

$$q = \left\lfloor \frac{2^{(\gamma+1)X} (2^X t_1 v_1 + t_1 v_0 + t_0 v_1)}{2^{(\gamma+2)X+Z}} \right\rfloor = \left\lfloor \frac{2^X t_1 v_1 + t_1 v_0 + t_0 v_1}{2^{X+Z}} \right\rfloor.$$

[0045] In view of the foregoing discussion regarding calculation of t and q , the high-level modular multiplication process provided above can now be expressed (still without final reduction) as follows:

$$S = 0$$

for

-continued

 $i = \gamma \dots 0$: $\overline{t_1 t_0} =$ $\left\lfloor (2^X \overline{s_\gamma s_{\gamma-1}} + a_i \overline{b_\gamma b_{\gamma-1}}) / 2^X \right\rfloor$ (2 multiplications – $a_i \times b_\gamma$ and $a_i \times b_{\gamma-1}$) $q =$ $\left\lfloor (2^X t_1 v_1 + t_1 v_0 + t_0 v_1) / 2^{X+Z} \right\rfloor$ (3 multiplications – $t_1 \times v_1$, $t_1 \times v_0$, $t_0 \times v_1$) $S = 2^X S + a_i B -$ qN (the inner loop with $\gamma + 1$ iterations and 2 multiplicationsat each iteration, e.g., at iteration $j - a_i \times b_j$ and $q \times n_j$)return S .

[0046] FIG. 2 is a flowchart illustrating another example method 200 for performing modular multiplication, which can be an implementation of the method of FIG. 1 using the relationships and expressions discussed above, e.g., using v , t and q to perform modular multiplication to calculate $AB \bmod N$. As shown in FIG. 2, the method 200 includes, at operation 210, performing a pre-calculation of v based on a modulus N . Depending on the value of the modulus N , as is described further below, v can be calculated based on an actual value of the modulus N (e.g., if the most significant half digit of N is greater than zero), or the value of the modulus N left-shifted left by one-half digit, or eight bits in this example (e.g., if the most significant half digit of N is zero). This approach ensures that the value of v is large enough for corresponding calculations to have sufficient precision to guarantee that the intermediate results are less than the upper size limit (e.g., αN), and also ensures that v is not too large, so that it fits in two digits. If the modulus N is left-shifted, at least one of the multiplicands A or B will also be shifted, e.g., so that the corresponding calculations of digits of A times B will be properly aligned (bit-aligned) with the shifted modulus N .

[0047] In some implementations, such as processor instruction implementations, operands are all stored shifted, or all stored unshifted (e.g., depending on the most-significant half-digit of the modulus N). A bit (referred to herein as shift) can be used to indicate whether or not the operands are shifted. If shift indicates that the operands are shifted, the shift of one of the multiplicands A or B will be ignored, again so that results of corresponding calculations of digits of A times B will be properly aligned with the shifted modulus N .

[0048] After the calculation of v at operation 210, the method 200 proceeds to a first iteration of an outer loop (first iterative loop) at operation 220. For the first iteration of the outer loop, an associated index i corresponding with digits of A is set to γ , e.g., the first iteration of the outer loop, in combination execution of a corresponding inner loop (nested, second iterative loop) will produce an intermediate result S based on the digit a_γ times B .

[0049] At operation 220, a respective modular reduction coefficient q for a current digit (e.g., a_γ in the first iteration) is calculated in each iteration of the outer loop. The calculated value of q is then used in the inner loop (operation 230) to iteratively calculate an intermediate result S based on the current digit of A and all the digits of B (from a least significant digit b_0 to a most significant digit b_γ).

[0050] For iterations of the outer loop after the first iteration, the inner loop of operation 230 calculates and a respective intermediate result S based on a current digit a_i of A , all digits of B (from a least significant digit b_0 to a most significant digit b_γ), and a value of S calculated in the immediately preceding iteration of the outer loop (and its associated inner loop). After calculating a current intermediate result S at operation 230, the method proceeds to operation 240. If the index i is greater than zero (additional digits of A remain), the method 200 proceeds to operation 250 and the index i is iterated (e.g., decremented) and the method 200 returns to operation 220 to begin the next iteration of the outer loop (including an associated execution of operation 230 (the inner loop)).

[0051] If, however, the index i is zero, indicating that the outer loop has iterated over all digits of A , the method 200 moves to operation 260, where a final (fully reduced) result of the modular multiplication is determined. In some implementations, operation 260 can be included in a last instance of the inner loop (operation 230), where the inner loop can include conditional operations that are only performed during an inner loop associated with a last outer loop iteration. In some implementations, operation 260 can be performed after completing a final iteration of the outer loop (e.g., for index $i=0$).

[0052] The following discussion describes numerical examples of performing modular multiplication using the approaches described herein. In the first numerical example, iterations of an outer loop (with three-digit operands) are illustrated. As noted above, each iteration of the outer loop, in this example, includes calculation of q for a current digit a_i of A , with calculation of a corresponding intermediate result S for that outer loop iteration being calculated by a corresponding inner loop. In the first numerical example, the inner loop is illustrated as a summarized calculation of S .

[0053] Following the numerical example for iterations of the outer loop, a discussion of approaches for determining a final (fully reduced) modular multiplication result is provided. After the discussion of final reduction approaches, numerical examples of operations (calculations) of and inner loop for a final iteration of an associated outer loop are shown, first in summary form and then for each iteration of the inner loop. Examples of the two approaches for determining a final (fully reduced) modular multiplication result discussed above are then provided (e.g., determining the fully reduced result in last inner loop iteration, and determining the fully reduced result after a last iteration of the outer loop).

Numerical Example of Outer Loop Iterations

[0054] As in the previous example, N , v , A and B in this numerical example are:

[0055] $N=f70c\ 8e4b\ dc5f$ [0056] $v=0010\ 9467$ [0057] $A=f2e9\ a315\ d2f0$ [0058] $B=c606\ 536f\ 6053$,and the initial value of $S=0\ 0000\ 0000\ 0000$.

[0059] In the first iteration of the outer loop, the modular reduction coefficient q for digit a_2 ($f2e9$) of A is calculated by first calculating t , as described above, and then q is calculated by multiplying t times v .

[0060] First, t for the first iteration of the outer loop (for digit a_2) is calculated as follows, e.g., according to the equations and relationships discussed above:

$$\begin{aligned}
a_2b_2 &= f2e9 \times c606 = bbe5 \ e776 \\
a_2b_1 &= f2e9 \times 536f = 4f2a \ de07 \\
0 \ 0000 \ 0000 \ 0000 \\
&\quad bbe5 \ e776 \ 0000 \\
&\quad 0000 \ 4f2a \ de07 \\
0 \ bbe6 \ 36a0 \ de07 \\
t &= 0 \ bbe6 \ 36a0
\end{aligned}$$

[0061] Next, q for the first iteration of the outer loop (for digit a_2) is calculated from t and v as follows, e.g., according to the equations and relationships discussed above:

$$\begin{aligned}
t_1v_1 &= 0 \ bbe6 \times 0010 = 0 \ 000b \ be60 \\
t_1v_0 &= 0 \ bbe6 \times 9467 = 0 \ 6cec \ 918a \\
t_0v_1 &= 36a0 \times 0010 = 0003 \ 6a00 \\
0 \ 000b \ be60 \ 0000 \\
&\quad 0 \ 6cec \ 918a \\
&\quad 0003 \ 6a00 \\
0 \ 000c \ 2b4f \ fb8a \\
q &= 0 \ 000c \ 2b4f \ fb8a / 2^{20} = 0 \ c2b4
\end{aligned}$$

[0062] Next, S for the current (first) iteration of the nested outer and inner loops is calculated by the inner loop. A summary of this calculation of S is follows:

$$\begin{aligned}
S &= 0 \ 0000 \ 0000 \ 0000 \ 0000 // 2^X S \\
&+ bbe6 \ 36a1 \ 396d \ 218b // a_2B \\
&- 0 \ bbe5 \ 38a9 \ 8a56 \ f0cc // qN \\
&= 0 \ fdf7 \ af16 \ 30bf,
\end{aligned}$$

where $S > N$, i.e., S is not fully reduced in this iteration.

[0063] In the next (second) iteration of the outer loop, the modular reduction coefficient q for digit a_1 (a_{315}) of A is calculated by first calculating t, as described above, and then q is calculated by multiplying t times v.

[0064] First, t for this (second) iteration of the outer loop (for digit a_1) is calculated as follows, e.g., according to the equations and relationships discussed above:

$$\begin{aligned}
a_1b_2 &= a315 \times c606 = 7e26 \ 107e \\
a_1b_1 &= a315 \times 536f = 3526 \ 851b \\
0 \ fdf7 \ af16 \ 0000 \\
&\quad 7e26 \ 107e \ 0000 \\
&\quad 0000 \ 3526 \ 851b \\
1 \ 7c1d \ f4ba \ 851b
\end{aligned}$$

-continued

$$t = 1 \ 7c1d \ f4ba$$

[0065] Next, q for this (second) iteration of the outer loop (for digit a_1) is calculated from t and v as follows, e.g., according to the equations and relationships discussed above:

$$\begin{aligned}
t_1v_1 &= 1 \ 7c1d \times 0010 = 0 \ 0017 \ c1d0 \\
t_1v_0 &= 1 \ 7c1d \times 9467 = 0 \ dc59 \ b3ab \\
t_0v_1 &= f4ba \times 0010 = 000f \ 4ba0 \\
0 \ 0017 \ c1d0 \ 0000 \\
&\quad 0 \ dc59 \ b3ab \\
&\quad 000f \ 4ba0 \\
0 \ 0018 \ 9e38 \ ff4b \\
q &= 0 \ 0018 \ 9e38 \ ff4b / 2^{20} = 1 \ 89e3
\end{aligned}$$

[0066] Next, S for the current (second) iteration of the nested loops is calculated by the inner loop. A summary of this calculation of S is follows:

$$\begin{aligned}
S &= 0 \ fdf7 \ af16 \ 30bf \ 0000 // 2^X S \\
&+ 7e26 \ 45a4 \ c277 \ bfcf // a_1B \\
&- 1 \ 7c1d \ 5694 \ a292 \ 3f3d // qN \\
&= 0 \ 9e26 \ 50a4 \ 8092
\end{aligned}$$

where $S < N$, i.e., S is fully reduced in this iteration.

[0067] In the next (third or, in this example, final) iteration of the outer loop, the modular reduction coefficient q for digit a_0 (a_{315}) of A is calculated by first calculating t, as described above, and then q is calculated by multiplying t times v.

[0068] First, t for this (final) iteration of the outer loop (for digit a_0) is calculated as follows, e.g., according to the equations and relationships discussed above:

$$\begin{aligned}
a_0b_2 &= d2f0 \times c606 = a32a \ 91a0 \\
a_0b_1 &= d2f0 \times 536f = 44bf \ 4610 \\
0 \ 9e26 \ 50a4 \ 0000 \\
&\quad a32a \ 91a0 \ 0000 \\
&\quad 0000 \ 44bf \ 4610 \\
1 \ 4151 \ 2703 \ 4610 \\
t &= 1 \ 4151 \ 2703
\end{aligned}$$

[0069] Next, q for the (final) iteration of the outer loop (for digit a_0) is calculated from t and v as follows, e.g., according to the equations and relationships discussed above:

```

t1 v1 = 1 4151 × 0010 = 0 0014 1510
t1 v0 = 1 4151 × 9467 = 0 ba44 1b97
t0 v1 = 2703 × 0010 = 0002 7030
0 0014 1510 0000
0 ba44 1b97
0002 7030
0 0014 cf56 8bc7
q = 0 0014 cf56 8bc7 / 220 = 1 4cf5

```

[0070] Next, S for the current (final) iteration of the nested loops is calculated by the inner loop. A summary of this calculation of S is follows:

```

S = 0 9e26 50a4 8092 0000 // 2X S
+ a32a d65f 956e 63d0 // a0 B
- 1 4150 b78e 9065 1aeb // qN
= 0 6f75 0859b 48e5

```

where $S < N$, i.e., S is fully reduced in this iteration and is the final result in this example. If, however, is $S \geq N$, additional calculations and/or operations can be performed to achieve or determine the final (fully reduced) modular multiplication result.

[0071] When S calculated during a last iteration of the nested loops is greater than N, in order to achieve a final (fully reduced) modular multiplication result (e.g., for AB mod N), additional operations can be performed. In some implementations, as discussed above, these operations can be performed (conditionally performed based on a value of index i) in the inner loop corresponding with a last iteration of the outer loop (e.g., when $i=0$), or can be performed after a last iteration of the outer loop.

[0072] In each of these approaches, a final (fully reduced) result is determined by calculating a difference D between a value of S calculated in inner loop during a final iteration of the outer loop (e.g., for digit a_0 in the example above) and the associated modulus N. As S is guaranteed to be less than αN (e.g., $1.5N$ in the examples described herein), the difference D is guaranteed, if positive, to be less than N (and then D the fully reduced result). Alternatively, if D is negative, S is guaranteed to be less than N (and then S the fully reduced result). In some implementations, calculations of S and D during a last iteration of the nested loops ($i=0$) can be performed in parallel, with an additional subtraction of n_j at iteration j of the inner loop, where the index j is an index for digits of B during the inner loop calculation S. In the examples described herein j is indexed from 0 to γ for each iteration of the inner loop.

[0073] Adding operations for determining a fully reduced modular multiplication result to the previous modular multiplication process can be implemented as follows, where the operations for determining the final (fully reduced) result, which, as indicated above, can be performed in the last iteration of the inner loop (during a last iteration of the outer loop) are specifically indicated:

```

S = 0
for
i =  $\gamma \dots 0$ :
 $\overline{t_1 t_0} =$ 
 $\lfloor (2^X \overline{s_\gamma s_{\gamma-1}} + a_i \overline{b_\gamma b_{\gamma-1}}) / 2^X \rfloor$  (2 multiplications -  $a_i \times b_\gamma$  and  $a_i \times b_{\gamma-1}$ )
q =
 $\lfloor (2^X t_1 v_1 + t_1 v_0 + t_0 v_1) / 2^{X+Z} \rfloor$  (3 multiplications -  $t_1 \times v_1$ ,  $t_1 \times v_0$ ,  $t_0 \times v_1$ )
S =  $2^X S + a_i B -$ 
qN (the inner loop with  $\gamma + 1$  iterations and 2 multiplications
at each iteration, e.g., at iteration  $j - a_i \times b_j$  and  $q \times n_j$ )
// Final reduction operations
if i = 0
D = S - N
if D > 0:
return D
else:
return S

```

[0074] This approach for performing final reduction to determine a final (fully reduced) modular multiplication result prevents the final result from including more digits than the modulus, which can be inefficient, e.g., in hardware implementations. For instance, without performing a final reduction as described above, the result provided (e.g., a final intermediate result S) can be one digit longer than the modulus N. As an example, if a modulus N is 2,048 bits long (which is a typical size for RSA), memory slots with an additional digit (e.g., 2,064 bits long for $X=16$) would be needed to accommodate all possible values of a non-fully reduced result. With the final reduction approach described above, memory slots of a same size as a memory slot used for a corresponding modulus N are sufficient.

[0075] Further to the foregoing example of outer loop iterations, the following discussion is directed to numerical examples of inner loop iterations for the last iteration of the outer loop described above, e.g., for digit a_0 . That is, the following examples illustrate step-by-step execution of the inner loop for a corresponding last iteration of the outer loop.

[0076] Based on the last iteration of the outer loop in the example described above, inputs for the inner loop corresponding with the last outer loop are:

```

[0077] N=f70c 8e4b dc5f
[0078] B=c606 536f 6053
[0079] a0=d2f0
[0080] S=0 9e26 50a4 8092
[0081] q=1 4cf5

```

[0082] In a first example, final reduction is performed in the inner loop associated with a last outer loop iteration. Here, in the inner loop, $S=2^{16}S_{-1}+a_iB-qN$ is calculated and, in parallel, $D=2^{16}S_{-1}+a_iB-qN-N$ is calculated, where the intermediate result before the inner loop is represented as S_{-1} , the final intermediate result calculated by the inner loop of the last outer loop iteration is represented as S.

[0083] First, a summary of each of the arithmetical operations of the inner loop, e.g., two multiplications, addition and subtraction separately. Following this summary, the arithmetical operations are shown step-by-step, e.g., to illustrate how they can be executed in parallel.

[0084] In the summary of this example, a_0 is multiplied times B, which produces a value a_0B as shown below:

$$\begin{aligned} B &= c606 \ 536f \ 6053 \times a_0 = d2f0 \\ 4f5e \ 63d0 + 44bf \ 4610 + a32a \ 91a0 \\ a_0B &= a32a \ d65f \ 956e \ 63d0 \end{aligned}$$

[0085] Then q times N is calculated to obtain qN as follows:

$$\begin{aligned} N &= f70c \ 8e4b \ dc5f \times q = 1 \ 4cf5 \\ 1 \ 1e9e \ 1aeb + 0 \ b911 \ 71c7 + 1 \ 414f \ fe7c \\ qN &= 1 \ 4150 \ b78e \ 9065 \ 1aeb \end{aligned}$$

[0086] Then S and D are calculated from S_{-1} , a_0B and qN as follows:

$$\begin{aligned} 2^{16}S_{-1} &= 0 \ 9e26 \ 50a4 \ 8092 \ 0000 + a_0B = a32a \ d65f \ 956e \ 63d0 \\ 1 \ 4151 \ 2704 \ 1600 \ 63d0 - qN &= 1 \ 4150 \ b78e \ 9065 \ 1aeb \\ S &= 0 \ 6f75 \ 859b \ 48e5 - N = f70c \ 8e4b \ dc5f \\ D &= (-1) \ 7868 \ f74f \ 6c86 \end{aligned}$$

[0087] In this example, because the subtraction of N from S resulted in a borrow from the most significant bit (i.e., the result $S-N$, or D is negative). Accordingly, the final (fully reduced) result of modular multiplication (e.g., $AB \bmod N$) in this case is S rather than D .

[0088] Further to the foregoing example of calculations in an inner loop during a last iteration of an outer loop (e.g., final reduction performed in the inner loop), the following is a step-by-step illustration of the calculations summarized above. In this example, the last (in this case the third) inner loop for a last outer loop iteration is different from the inner loops for all other (previous) iterations of the outer loop. Specifically, in this example, the inner loop of the last iteration of the outer loop, in addition to the determining the digits of the final intermediate result S , the digits of D are calculated in parallel (e.g., one digit of the final S and one digit of D in each modified inner loop iteration).

[0089] Based on the previous example, the inputs for the first iteration of the inner loop (for the last outer loop iteration) are:

$$\begin{aligned} [0090] \quad b_0 &= 6053 \\ [0091] \quad a_0 &= d2f0 \\ [0092] \quad n_0 &= dc5f \\ [0093] \quad q &= 1 \ 4cf5 \\ [0094] \quad & \text{(No digits of } S \text{ are used in this iteration, as } S \text{ is} \\ & \text{left-shifted by one digit.)} \end{aligned}$$

[0095] In this first inner loop iteration (1) a_0 , the least-significant digit of A for the last outer loop iteration, is

multiplied by b_0 the least-significant digit of B ; (2) n_0 , the least significant digit of N , is multiplied by q , as provided from the outer loop; and (3) so, the least significant digit of S and d_0 , the least significant digit of D are calculated in parallel, as shown in following:

$$\begin{aligned} b_0 &= 6053 \times a_0 = d2f0 \\ 4f5e \ 63d0 \\ n_0 &= dc5f \times q = 1 \ 4cf5 \\ 1 \ 1e9e \ 1aeb \\ 4f5e \ 63d0 \ (a_0b_0) + 1 \ 1e9e \ 1aeb \ (qn_0) \\ (-1) \ 30c0 \ 48e5 \\ 48e5 - n_0 &= dc5f \\ (-1) \ 6c86 \end{aligned}$$

[0096] Accordingly, the outputs from this first iteration of the inner loop are:

$$\begin{aligned} [0097] \quad s_0 &= 48e5 \\ [0098] \quad d_0 &= 6c86 \\ [0099] \quad & \text{With carry in the calculation of } S = (-1) \ 30c0 \\ [0100] \quad & \text{With carry in the calculation of } D = (-1) \end{aligned}$$

[0101] Based on the previous example and the outputs from the first inner loop iteration, the inputs for the next (second) iteration of the inner loop (for the last outer loop iteration) are:

$$\begin{aligned} [0102] \quad s_0 &= 8092 \\ [0103] \quad b_1 &= 536f \\ [0104] \quad a_0 &= d2f0 \\ [0105] \quad n_1 &= 8e4b \\ [0106] \quad q &= 1 \ 4cf5 \\ [0107] \quad & \text{With carry in the calculation of } S = (-1) \ 30c0 \\ [0108] \quad & \text{With carry in the calculation of } D = (-1) \end{aligned}$$

[0109] In this second inner loop iteration (1) a_0 , the least-significant digit of A for the last outer loop iteration, is multiplied by b_1 the next most-significant digit of B after b_0 ; (2) n_1 , the next most-significant digit of N after n_0 , is multiplied by q , as provided from the outer loop; and (3) s_1 of S and d_1 of D are calculated of D are calculated in parallel, which includes applying the carries from the first inner loop iteration, as shown by the following:

$$\begin{aligned} b_1 &= 536f \times a_0 = d2f0 \\ 44bf \ 4610 \\ n_1 &= 8e4b \times q = 1 \ 4cf5 \\ 0 \ b911 \ 71c7 \\ 44bf \ 4610 \ (a_0b_1) + (-1) \ 30c0 \ (\text{carry}) \\ 44be \ 76d0 + 8092 \ (s_0) \\ 44be \ f762 - 0 \ b911 \ 71c7 \ (qn_1) \\ (-1) \ 8bad \ 859b \end{aligned}$$

$$\begin{aligned}
& \text{-continued} \\
& 859b - n_1 = 8e4b \\
& (-1) \ f750 + (-1) \ (\text{carry}) \\
& (-1) \ f74f
\end{aligned}$$

[0110] Accordingly, the outputs from this second iteration of the inner loop are:

$$[0111] \ s_1=859b$$

$$[0112] \ d_1=f74f$$

$$[0113] \ \text{With carry in the calculation of } S=(-1) \ 8bad$$

$$[0114] \ \text{With carry in the calculation of } D=(-1)$$

[0115] Based on the previous example and the outputs from the second inner loop iteration, the inputs for the next (last in this example) iteration of the inner loop (for the last outer loop iteration) are:

$$[0116] \ s_{2,1}=9e26 \ 50a4$$

$$[0117] \ b_2=c606$$

$$[0118] \ a_0=d2f0$$

$$[0119] \ n_2=f70c$$

$$[0120] \ q=1 \ 4cf5$$

$$[0121] \ \text{With carry in the calculation of } S=(-1) \ 8bad$$

$$[0122] \ \text{With carry in the calculation of } D=(-1)$$

[0123] In this last inner loop iteration: (1) a_0 , the least-significant digit of A for the last outer loop iteration, is multiplied by b_2 the most-significant digit of B; (2) n_2 , the most-significant digit of N, is multiplied by q , as provided from the outer loop; (4) s_1 of S and d_1 of D are calculated in parallel; and (4) the final (fully reduced) result is determined based on whether or not d_2 , the most significant digit of D indicates that D is negative (e.g., if $D < 0$, S is the final result, and if $D \geq 0$, D is the final result). These calculations includes applying the carries from the second inner loop iteration, and are shown by the following:

$$\begin{aligned}
& b_2 = c606 \times a_0 = d2f0 \\
& \quad \quad \quad a32a \ 91a0 \\
& n_2 = f70c \times q = 1 \ 4cf5 \\
& \quad \quad \quad 1 \ 414f \ f7c \\
& a32a \ 91a0 \ (a_0 b_2) + (-1) \ 8bad \ (\text{carry}) \\
& \quad \quad \quad a32a \ 1d4d + 9e26 \ 50a4 \ (s_1) \\
& 1 \ 4150 \ 6df1 - 1 \ 414f \ f7c \ (qn_2) \\
& \quad \quad \quad 0 \ 6f75 \\
& 6f75 - n_2 = f70c \\
& (-1) \ 7869 + (-1) \ (\text{carry}) \\
& \quad \quad \quad (-1) \ 7868
\end{aligned}$$

[0124] Accordingly, the outputs from this third (final) iteration of the inner loop are:

$$[0125] \ s_2=0 \ 6f75$$

$$[0126] \ d_2=(-1) \ 7868$$

and we can see from d_2 that D is negative, and therefore S is the correct fully reduced result.

[0127] An advantage of this example approach is improved performance, no additional time (clock cycles) is used for the calculation of D. However, as compared with

the following example (where the final result is determined after the last outer loop iteration, in the present example, five digits, rather than 4 digits, are read or written at each iteration of the inner loop (e.g., reading digits of S_{-1} , N, and B, and writing digits of S and D) which can require, depending on the particular implementation, increasing a number of available read/write ports, a wider bus, and/or more data buffering.

[0128] As noted above, in some implementations, a final fully reduced result can be determined after a last iteration of an outer loop (first iterative loop is completed). In an example, the calculations in the example above can be performed, with the determination of the digits of D being omitted. That is, only the digits of S are calculated in respective iterations of the nested loops and all iterations of the outer loop are the same for their respective digits of A. Instead, an additional subtraction can be performed after the last iteration of the outer loop (and all digits of S are determined) to calculate D and determine, based on the value of D, which of S or D is the final (fully reduced) result of the modular multiplication.

[0129] The following is a numerical example of step-by-step operations of iteration of a subtraction loop for calculating D (from S and N) and determining a fully reduced (final) result of $AB \bmod N$ for this example. Accordingly, the inputs to a subtraction loop in this example are:

$$[0130] \ S=0 \ 6f75 \ 859b \ 48e5$$

$$[0131] \ N=f70c \ 8e4b \ dc5f$$

and the inputs to a first iteration of the subtraction loop are:

$$[0132] \ s_0=48e5$$

$$[0133] \ n_0=dc5f$$

[0134] In a first iteration of the subtraction loop, a difference of so and no can be calculated as follows:

$$\begin{aligned}
& 48e5 - dc5f \\
& (-1) \ 6c86
\end{aligned}$$

where the outputs of the first iteration of the subtraction loop are as follows:

$$[0135] \ d_0=6c86$$

$$[0136] \ \text{Carry}=(-1)$$

[0137] Based on the foregoing, the inputs to the next (second) iteration of the subtraction loop are:

$$[0138] \ s_1=859b$$

$$[0139] \ n_1=8e4b$$

$$[0140] \ \text{Carry}=(-1)$$

and a difference of a difference of s_1 and n_1 (including the Carry) can be calculated as follows:

$$\begin{aligned}
& 859b - 8e4b \\
& (-1) \ f750 + (-1) \\
& (-1) \ f74f
\end{aligned}$$

where the outputs of the second iteration of the subtraction loop are as follows:

$$[0141] \ d_1=f74f$$

$$[0142] \ \text{Carry}=(-1)$$

[0143] Based on the foregoing, the inputs to the next (third and final) iteration of the subtraction loop are:

[0144] $s_2=0\ 6f75$

[0145] $n_2=f70c$

[0146] Carry= (-1)

and a difference of a difference of s_2 and n_2 (including the Carry) can be calculated as follows:

$$\begin{aligned} & 6f75 - f70c \\ (-1) \quad & 7869 + (-1) \\ & (-1) \quad 7868 \end{aligned}$$

where the output of the third iteration of the subtraction loop is as follows:

[0147] $d_2=(-1) \ 7868$

and it can be determined that D is negative and, therefore, S is the correct, fully reduced (final) modular multiplication result (e.g., AB mod N).

[0148] An advantage of implementations that include such a subtraction loop, as compared to implementations that determine digits of D in parallel with digits of S in the inner loop of a last outer loop iteration, is that only four digits are read/written at each iteration of the inner loop, which is the same in all other iterations of the outer loop, allowing for fewer read/write ports to be used in, e.g., hardware implementations (such as processors and/or ASIC device).

[0149] While not specifically described, in some implementations subtractions can be replaced with additions, which handling carries but not borrows. In the examples described herein, subtractions are used for purposes of clarity and illustration. In some implementations, a data bus (e.g., a RAM bus) used to write/read digits in iterations of the nest loops can be configured to allow for writing/reading a number of digits corresponding the largest number of digits that are written/read during performance of the nested iterative loop. For instance, a data bus configured to write/read four or five digits in parallel, which allows for all digits of a given loop iteration to be written/read in a single clock (or instruction) cycle.

[0150] As was discussed above, in prior approaches different sets of parameters are used for modular multiplication, e.g., depending on a position of a most significant bit of the modulus N of its most significant digit. In the implementations described herein, to facilitate using a single set of parameters, shifting of operands is used. For instance, presuming even sized digits, if a most significant bit of the modulus is in a least significant half of the most significant digit (the most significant half-digit of the modulus is zero), then all the operands, A, B and N, are left-shifted by a half-digit (e.g., stored left-shifted. Additionally, e.g., in hardware and/or processor implementations, a bit shift can be stored in a register, where shift indicates whether the operands are not shifted left (as in the previous numerical examples), or are left-shifted left (as in the numerical example below). In cases where the operands are left-shifted, multiplication of the digits of A can be read as if they were not left-shifted, so that the result of A times B remains left-shifted by a half-digit rather than by a whole digit.

[0151] The following is a numerical example that involved left-shifting of the operations A, B and N for a modular

multiplication operation for AB mod N, where the most-significant half digit of N is zero. In this example, the initial inputs (operands) are:

[0152] $N_{orig}=0001\ 5a43\ 3ed0$

[0153] $A_{orig}=0001\ 44f3\ 5895$

[0154] $B_{orig}=0000\ b8cb\ 751b$

and since the most-significant half-digit of N is zero, the operands are replaced with, preferably prior to the execution of the modular multiplication instruction, or are left-shifted one-half digit to provide:

[0155] $N=015a\ 433e\ d000$

[0156] $A=0144\ f358\ 9500$

[0157] $B=00b8\ cb75\ 1b00$ and v is calculated based on N rather than on N_{orig} as $v=0bd4\ 4478$ and shift is set to logic 1 to indicate the shift.

[0158] In this example, with shift=1, the least-significant zeros of A are ignored, and the three digits used for A in the associated modular multiplication are:

[0159] $a_2=0001$

[0160] $a_1=44f3$

[0161] $a_0=5895$

as if A were not left-shifted.

[0162] In a first iteration of an outer loop in this example, the following values are calculated:

$$a_2b_2 = 0001 \times 00b8 = 0000 \ 00b8$$

$$a_2b_1 = 0001 \times cb75 = 0000 \ cb75$$

[0163] The step-by-step calculations of t and q for the first iteration of the outer loop in this example, with a summarized inner loop calculation of a corresponding intermediate value S, are as follows:

$$\begin{aligned} & 0 \ 0000 \ 0000 \ 0000 \\ & \quad 0000 \ 00b8 \ 0000 \\ & \quad 0000 \ 0000 \ cb75 \\ & 0 \ 0000 \ 00b8 \ cb75 \\ & \quad t = 0 \ 0000 \ 00b8 \\ t_1v_1 &= 0 \ 0000 \times 0bd4 = 0 \ 0000 \ 0000 \\ t_1v_0 &= 0 \ 0000 \times 4478 = 0 \ 0000 \ 0000 \\ t_0v_1 &= 36a0 \times 0bd4 = 0286 \ 1c80 \\ & 0 \ 0000 \ 0000 \ 0000 \\ & \quad 0 \ 0000 \ 0000 \\ & \quad 0286 \ 1c80 \\ & 0 \ 0000 \ 0286 \ 1c80 \\ q &= 0 \ 0000 \ 0286 \ 1c80 / 2^{20} = 0 \ 0000 \\ S &= 0 \ 0000 \ 0000 \ 0000 \ 0000 // 2^X S + 0000 \ 00b8 \ cb75 \ 1b00 // \\ a_2B &- 0 \ 0000 \ 0000 \ 0000 \ 0000 // qN = 0 \ 00b8 \ cb75 \ 1b00 \end{aligned}$$

[0164] In a second iteration of the outer loop in this example, the following values are calculated:

$$a_1 b_2 = 44f3 \times 00b8 = 0031 \ 8ea8$$

$$a_1 b_1 = 44f3 \times cb75 = 36cc \ 340f$$

[0165] The step-by-step calculations of t and q for the second iteration of the outer loop in this example, with a summarized inner loop calculation of a corresponding intermediate value S are as follows:

$$\begin{aligned} &0 \ 00b8 \ cb75 \ 0000 \\ &0031 \ 8ea8 \ 0000 \\ &0000 \ 36cc \ 340f \\ &0 \ 00ea \ 90e9 \ 340f \\ &t = 0 \ 00ea \ 90e9 \\ &t_1 v_1 = 0 \ 00ea \times 0bd4 = 0 \ 000a \ cfc8 \\ &t_1 v_0 = 0 \ 00ea \times 4478 = 0 \ 003e \ 95b0 \\ &t_0 v_1 = 90e9 \times 0bd4 = 06b2 \ 03f4 \\ &0 \ 000a \ cfc8 \ 0000 \\ &0 \ 003e \ 95b0 \\ &06b2 \ 03f4 \\ &0 \ 000a \ d6b8 \ 99a4 \\ &q = 0 \ 000a \ d6b8 \ 99a4 / 2^{20} = 0 \ ad6b \\ &S = 0 \ 00b8 \ cb75 \ 1b00 \ 0000 // 2^X S + 0031 \ c574 \ 3b54 \ a100 // \\ &a_2 B - 0 \ 00ea \ 902b \ 8dd0 \ f000 // qN = 0 \ 00bd \ c883 \ b100 \end{aligned}$$

[0166] In a third (final) iteration of the outer loop in this example, the following values are calculated:

$$a_0 b_2 = 5895 \times 00b8 = 003f \ ab18$$

$$a_0 b_1 = 5895 \times cb75 = 4666 \ a319$$

[0167] The step-by-step calculations of t and q for the third (final) iteration of the outer loop in this example, with summarized inner loop calculations of a corresponding intermediate value S and the difference D are as follows:

$$\begin{aligned} &0 \ 00bd \ c883 \ 0000 \\ &003f \ ab18 \ 0000 \\ &0000 \ 4666 \ a319 \\ &0 \ 00fd \ ba01 \ a319 \\ &t = 0 \ 00fd \ ba01 \\ &t_1 v_1 = 0 \ 00fd \times 0bd4 = 0 \ 000b \ b084 \\ &t_1 v_0 = 0 \ 00fd \times 4478 = 0 \ 0043 \ aa98 \end{aligned}$$

-continued

$$\begin{aligned} &t_0 v_1 = ba01 \times 0bd4 = 0898 \ 13d4 \\ &0 \ 000b \ b084 \ 0000 \\ &0 \ 0043 \ aa98 \\ &0898 \ 13d4 \\ &0 \ 000b \ b95f \ be6c \\ &q = 0 \ 000b \ b95f \ be6c / 2^{20} = 0 \ bb95 \\ &S = 0 \ 00bd \ c883 \ b100 \ 0000 // 2^X S + 003f \ f17e \ ac70 \ b700 // \\ &a_2 B - 0 \ 00fd \ b8a8 \ 057f \ 1000 // qN = 0 \ 015a \ 57f1 \ a700 \\ &D = 0 \ 015a \ 57f1 \ a700 // S - 0 \ 015a \ 433e \ d000 // N = \\ &0 \ 0000 \ 14b2 \ d700 \end{aligned}$$

[0168] In this example, $D > 0$, so D is the final (fully reduced) modular multiplication result. In order to compensate for the left-shift operands, D can be right-shifted by one-half digit, or the trailing two zeros can be ignored, such that D is interpreted as 0000 0014 b2d7.

[0169] FIG. 3 is a block diagram schematically illustrating an example processor 300 that can implement an instruction for performing modular multiplication. The processor 300 includes an execution unit 310 (which include sub-components discussed below), control and status registers (CSRs 320), data memory (memory 330, e.g., RAM), instruction memory 340, a flow control unit 350, a decoder 360, and a register file 370. In some implementations, the components of the processor 300 can be arranged and/or grouped in other ways. The processor 300 is provided by way of example for purposes illustration. In this example, the execution unit 310 includes an arithmetic logic unit (ALU 311), a multiplier (Mul 312), an adder (Add 313), a subtractor (Sub 314), a left shifter (LShift 315), a right shifter (RShift 316), and a memory control unit (MCU 317), which can be implemented in a number of different ways, depending on the particular implementations and used, e.g., for performing modular multiplication calculations such as described herein.

[0170] As shown in FIG. 3, the CSRs 320 can include at least one register (or an array of registers) which can store values related to performing modular multiplication. For instance, the CSRs can store a digit count 321 (a number of respective digits in A, B, N, as well as S and D), a value for v 322 (e.g., v as described herein), and a value of shift 323 to indicate whether or not the operands of a modular multiplication command (A, B, N) are left-shifted in response to a most-significant half digit of N being zero. Depending on the particular implementations, two or more of the values stored in the CSRs 320 that are shown in FIG. 3 can be stored in a single register of the CSRs 320, or the values can each be stored in respective separate registers of the CSRs 320.

[0171] In this example, the processor 300 can be configured to execute a command (instruction) modular multiplication (e.g., $AB \bmod N$) using the approaches described herein. The instruction execution process can be implemented as follows. First, the flow control unit 350 can read an instruction (a modular multiplication instruction with A, B and N as operands) from the instruction memory 340, where the read instruction is provided to the decoder 360. The decoder 360 can then decode the instruction and deter-

mine it is a modular multiplication instruction, e.g., according to a corresponding opcode symbolically denoted in the drawings as BMMI_MUL.

[0172] Once decoded by the decoder 360, the execution unit 310 will then execute the decoded instruction. For example, an implicit pointer to the modulus N can be read from a register of the register file 370. The implicit pointer for N can reference (implicitly point to) a slot in the memory 330 (data memory) in which the modulus N is stored. After reading the implicit pointer for N, an implicit pointer that references a memory slot for intermediate results S can be read, e.g., from a corresponding register in the register file 370. Next, respective pointers corresponding with the operands A and B and the difference D are read, where those pointers reference (point to) respective memory slots in which A and B are stored, and a memory slot for storing D, once calculated by corresponding nested outer and inner loops (a first iterative loop and a second iterative loop nested in the first iterative loop).

[0173] Execution of the instruction can then proceed to reading the digit count 321, v 322 and shift 323 from the CSRs 320. In some implementations, v 322 can be calculated outside of the execution of the modular multiplication instructions, e.g., pre-calculated and pre-stored in the CSRs 320. Modular multiplication can then be performed, e.g., using the approaches of the numerical examples described herein based on the various pointer and values as described for this example. The MCU 317 can control reading and writing of data from/to the memory 330 during modular multiplication.

[0174] That is, in this example, v 322 is used for calculating q at every iteration of an outer loop, digit count 321 is used to determine a number of respective iterations of both the inner loop and the outer loop, and shift 323 is used to determine whether to shift A one-half digit right for the modular multiplication process and whether to right-shift the final result after execution of the last iteration of the outer loop (and/or a subsequent subtraction loop). In some implementations, such right shifting can be omitted.

[0175] During the modular multiplication calculation, at all iterations of the outer loop, the intermediate result S is stored in the memory slot pointed to by its implicit pointer, and D, when calculated, is stored in the memory slot pointed to by a first operand. In some implementations, D is determined by a last instance of the inner loop of a final iteration of the outer loop. In other implementations, a subtraction loop can be performed after the last iteration of the outer loop.

[0176] Once D is calculated, a final (fully reduced) result is determined based on its value. If $D < 0$, the pointer to D and the implicit pointer to S are swapped as, in this situation, the final intermediate result S is the fully reduced modular multiplication result. If, however, $D \geq 0$, the pointers are not swapped, as D is the fully reduced modular multiplication result. After the fully reduced result is determined, the flow control unit can increment an instruction pointer and the processor can proceed with execution of a next instruction as determined by the flow control unit 350, e.g., an instruction that follows a modular multiplication instruction in an execution flow of a corresponding program code.

[0177] By way of further example, FIGS. 4, 5 and 6 illustrate example processor states associated with execution of a processor command for performing modular multiplication. FIG. 4 illustrates an example processor state (state

400) before, or at the onset of execution of a modular multiplication instruction. FIG. 5 illustrates an example processor state (state 500) after execution of a modular multiplication instruction where $D \geq 0$ and, therefore, D is the fully reduced result. FIG. 6 illustrates an example processor state (state 600) after execution of a modular multiplication instruction where $D < 0$ and, therefore, S is the fully reduced result.

[0178] For this example, it is presumed that an instruction 341 stored in the instruction memory 340 is to calculate $AB \bmod N$. In this example N, A and B are stored in respective memory slots of the memory 330. In situations where $A=B$, a same memory slot can be used for A and B, as their values are equal and that value only needs to be represented once in the memory 330. Also in this example, it is presumed that digit count 321, v 322 and shift 323 are determined and stored as described with respect to FIG. 3 (e.g., in the CSRs 320).

[0179] As shown in FIGS. 4 to 6, a specific register (e.g., a first register x0) of a register file 370 (e.g., a register array) stores a pointer that implicitly points to the memory slot of N. A second register of the register file 370 (e.g., register x3) stores a pointer that points the memory slot for A, a third register of the register file 370 (e.g., register x6) stores a pointer that points to the memory slot for B, and a fourth register of the register file 370 (e.g., register x20) stores a pointer that points to the memory slot for D. Again, as noted above, if $A=B$, the second and third registers can point to the same memory slot. Further in this example, a fifth specific register of the register file 370 (e.g., register x31) stores a pointer that implicitly points to the memory slot for S.

[0180] As shown in FIGS. 4 to 6, a modular multiplication instruction 341 is represented as BMMI_MUL x20 x3 x6, where the operands x20, x3 and x6 are the registers storing the pointers to D, A, B, respectively. The state 400 at invocation of the instruction is shown in FIG. 4, where the memory slot for D is shown as Free (for D) and the memory slot for S is shown as Free (for S). These slots are indicated as free at this point, because they do not yet include useful data and are respectively free for values of D and S to be written. Modular multiplication is then performed (using the approaches described herein) to calculate $S=AB \bmod N$ and $D=S-N$, which are respectively stored in the slots pointed to by registers x31 and x20. In this example, as shown by FIG. 5, if $D \geq 0$, the pointers in registers x31 and x20 are not swapped ($D=AB \bmod N$). Also in this example, as shown by FIG. 6, if $D < 0$, the pointers in registers x31 and x20 are swapped ($S=AB \bmod N$). In either of these situations, whether pointers are swapped or not, register x31 points to a slot with an incorrect final result, and that register and its associated memory slot can be overwritten (e.g., are free for use by subsequent operations). In this example, because the slot for D (register x20) is filled only in (or after) the last iteration of the outer loop, it may coincide with the slot for A or for B, as they are no longer needed once D is determined (or being determined digit-by-digit in the last instance of the inner loop).

[0181] As was discussed briefly above, the approaches (e.g., methods, processor instructions, etc.) for modular multiplication include features and aspects that provide a number of benefits over previous approaches. For example, the approaches described herein allow for performing modular multiplication using a fixed (single) parameter set that is independent of a numerical value of an associated modulus,

as compared with prior approaches that use different sets of parameters that are dependent on a numerical value of an associated modulus. Use of a fixed parameter set is facilitated by performing shifts (left and/or right) of associated operands and results, as is described here. Use of a fixed parameter set, as described herein, allows for full reduction (final reduction) of a modular multiplication result using a single long integer subtraction. In implementations using approaches for modular multiplication as described herein, final reduction for modular exponentiation operations can be performed one time, e.g., after the last multiplication, rather than after each multiplication. In elliptic curve cryptography, where modular multiplication is interspersed with modular additions and subtractions, and a full reduction is performed before each addition or subtraction, the approaches described provide performance efficiency advantages over prior approaches.

[0182] Furthermore, because a single subtraction is used for full modular reduction, that modular reduction can be included in a last iteration (e.g., in an inner loop) of nested iterative loops used to perform the modular multiplication. Such implementations, as described herein, can allow for eliminating separate modular reduction. In hardware implementations (e.g., stand-alone modular multipliers, processors, etc.) such approaches can save computing resources including instruction processing time and memory resources. Additionally, in some implementations, as it is not known which one of the candidates for the final result (S or D) will be the valid, final (fully reduced) result, respective memory (RAM) addresses of the corresponding intermediate results (S) and difference (D) of a long calculation (e.g., a scalar multiplication on an elliptic curve) become data dependent, which can make attacks (e.g., side-channel attacks) more difficult.

[0183] Implementations in which a processor instruction is used for modular multiplication (e.g., as an instruction in a general purpose processor's instruction set) allow for flexibility for implementing cryptographic processes (e.g., including modular multiplication in combination with modular addition and/or modular subtraction), as such cryptographic processes can be implemented in firmware, rather than in hardware, allowing for those processes to be easily revised through a firmware update.

[0184] Additionally, swapping of pointers (for respective pointers to S and D) as described herein can simplify firmware for processes including modular multiplication, as it eliminates the need for manual swapping of registers (e.g., in response to checking an associated flag value indicating a correct fully reduced result). Also, in the approaches described herein, once the final result (between a final value of S and D) has been determined, one of the memory slots (the slot containing the invalid result) can be regarded as being free, e.g., the memory slot referenced by an implicit pointer.

[0185] In approaches described herein, built-in final reduction can allow for overwriting one of the operands of a modular multiplication when performing the final reduction, as those operands are no longer needed, which can reduce memory resources used as compared to prior approaches.

[0186] In a general aspect, a method for performing modular multiplication of a first integer and a second integer modulo a third integer in a modular multiplier of a cryptographic engine includes calculating a fourth integer corre-

sponding with an inverse of the third integer based on a number of bits in the third integer, a digit size of the modular multiplier and a size coefficient. The size coefficient corresponds with an upper size limit for a result of the modular multiplication. The size coefficient is fixed and the upper size limit is a product of the size coefficient and the third integer. The method further includes calculating a result of the modular multiplication using a plurality of modular reduction coefficients that are determined using the fourth integer, a respective digit of the first integer and at least two most significant digits of the second integer. The result has a value that is less than the upper size limit. The method also includes determining a final result of the modular multiplication based on a difference between the result and the third integer. If the difference is less than zero, the result is the final result, and if the difference is greater than or equal to zero, the difference is the final result.

[0187] Implementations can include one or more of the following features or aspects, alone or in combination. For example, the size coefficient can be less than or equal to two.

[0188] The method can include, prior to calculating the fourth integer, determining a value of a most-significant half of a most significant digit of the third integer. If the most-significant half is zero, the method can include performing a left-shift of the second integer by one half the digit size, performing a left-shift of the third integer by one half the digit size, calculating the fourth integer based on the left-shifted third integer, calculating the result of the modular multiplication based on the first integer, the left-shifted second integer, and the left-shifted third integer, and determining the final result by performing a right-shift of the final result by one half the digit size.

[0189] Calculating the result of the modular multiplication can include using a first iterative loop and a second iterative loop nested in the first iterative loop. The first iterative loop can be indexed over digits of the first integer from a most-significant digit to a least-significant digit. The second iterative loop is indexed over digits of the second integer from a least significant digit to a most significant digit.

[0190] The plurality of modular reduction coefficients used in the second iterative loop can be respectively determined in iterations of the first iterative loop before entering respective iterations of the second iterative loop.

[0191] Intermediate results of the modular multiplication can be determined in iterations of the second iterative loop. The final result can be determined after a last iteration of the first iterative loop.

[0192] Intermediate results of the modular multiplication can be determined in iterations of the second iterative loop. The final result can be determined in a last iteration of the first iterative loop.

[0193] The cryptographic engine can be implemented in a processor, and the method can be performed as result of executing a command of the processor.

[0194] In another general aspect, a processor includes a cryptographic engine configured to perform modular multiplication of a first integer and a second integer modulo a third integer. Performing the modular multiplication includes calculating a fourth integer corresponding with an inverse of the third integer based on a number of bits in the third integer, a digit size of a hardware multiplier of the processor and a size coefficient. The size coefficient corresponds with an upper size limit for a result of the modular multiplication. The size coefficient is fixed and the upper

size limit is a product of the size coefficient and the third integer. Performing the modular multiplication further includes calculating a result of the modular multiplication using a plurality of modular reduction coefficients that are determined using the fourth integer, a respective digit of the first integer, and at least two most-significant digits of the second integer. The result has a value that is less than the upper size limit. Performing the modular multiplication also includes determining a final result of the modular multiplication based on a difference between the result and the third integer. If the difference is less than zero, the result is the final result. If the difference is greater than or equal to zero, the difference is the final result.

[0195] Implementations can include one or more of the following features or aspects, alone or in combination. For example, the modular multiplication can be performed by executing an instruction of the processor.

[0196] The instruction of the processor can have three operands including a first operand corresponding with the final result, a second operand corresponding with the second integer, and a third operand corresponding with the first integer.

[0197] The processor can include a register array including a plurality of registers, and a memory. The first operand can be a first register of the plurality of registers configured to store a first pointer to a first memory slot of the memory used to store the difference. The second operand can be a second register of the plurality of registers configured to store a second pointer to a second memory slot of the memory used to store the second integer. The third operand can be a third register of the plurality of registers configured to store a third pointer to a third memory slot of the memory used to store the first integer.

[0198] A fourth register of the plurality of registers can be configured to store a first implicit pointer to the third integer. A fifth register of the plurality of registers can be configured to store a second implicit pointer to the result. If the difference is less than zero, the processor can be configured to swap the first pointer and the second implicit pointer.

[0199] The fourth integer can be stored in a fourth register of the plurality of registers.

[0200] A number of digits included in each of the first integer, the second integer and the third integer can be stored in a sixth register of the plurality of registers.

[0201] If the first integer is equal to the second integer, the second pointer can be equal to the first pointer and the second memory slot and the third memory slot can be a same memory slot.

[0202] The first pointer can be equal to one of the second pointer, or the third pointer.

[0203] Performing the modular multiplication can include, prior to calculating the fourth integer, determining a value of a most-significant half of a most significant digit of the third integer. If the most-significant half is zero, Performing the modular multiplication can include performing a left-shift of the second integer by one half the digit size, performing a left-shift of the third integer by one half the digit size, calculating the fourth integer based on the left-shifted third integer, calculating the result of the modular multiplication based on the first integer, the left-shifted second integer, and the left-shifted third integer, and determining the final result by performing a right-shift of the final result by one half the digit size.

[0204] A bit indicating whether the first integer, the second integer, and the third integer are left-shifted can be stored in a register of the processor. If the bit indicates that the first integer, the second integer and the third integer are left shifted, the processor can be configured to right shift the first integer by one-half the digit size when performing modular multiplication.

[0205] The fourth integer can be stored in the register of the processor. A number of digits included in each of the first integer, the second integer, the third integer, the result, and the difference can be stored in the register of the processor.

[0206] Implementations of the various techniques described herein may be implemented in digital electronic circuitry, or in computer hardware, firmware, software, or in combinations of them. Implementations may be implemented as a computer program product, i.e., a non-transitory computer program tangibly embodied in an information carrier, e.g., in a machine-readable storage device (e.g., a computer-readable medium, a tangible computer-readable medium), for processing by, or to control the operation of, data processing apparatus, e.g., a programmable processor, a computer, or multiple computers. In some implementations, a non-transitory tangible computer-readable storage medium can be configured to store instructions that when executed cause a processor to perform a process. A computer program, such as the computer program(s) described above, can be written in any form of programming language, including compiled or interpreted languages, and can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A computer program can be deployed to be processed on one computer or on multiple computers at one site or distributed across multiple sites and interconnected by a communications network.

[0207] Method steps may be performed by one or more programmable processors executing a computer program to perform functions by operating on input data and generating output. Method steps also may be performed by, and an apparatus may be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC (application-specific integrated circuit).

[0208] Processors suitable for the processing of a computer program include, by way of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read-only memory or a non-volatile memory or a random access memory or some or all of them. Elements of a computer may include at least one processor for executing instructions and one or more memory devices for storing instructions and data. Generally, a computer also may include, or be operatively coupled to receive data from or transfer data to, or both, one or more mass storage devices for storing data, e.g., magnetic, magneto-optical disks, or optical disks. Information carriers suitable for embodying computer program instructions and data include all forms of non-volatile memory, including by way of example semiconductor memory devices, e.g., EPROM, EEPROM, and flash memory devices; magnetic disks, e.g., internal hard disks or removable disks; magneto-optical disks; and CD-ROM and DVD-ROM disks. The processor and the memory may be supplemented by, or incorporated in special purpose logic circuitry.

[0209] To provide for interaction with a user, implementations may be implemented on a computer having a display device, e.g., a cathode ray tube (CRT), a light emitting diode (LED), or liquid crystal display (LCD) display device, for displaying information to the user and a keyboard and a pointing device, e.g., a mouse or a trackball, by which the user can provide input to the computer. Other kinds of devices can be used to provide for interaction with a user as well; for example, feedback provided to the user can be any form of sensory feedback, e.g., visual feedback, auditory feedback, or tactile feedback; and input from the user can be received in any form, including acoustic, speech, or tactile input.

[0210] Implementations may be implemented in a computing system that includes a back-end component, e.g., as a data server, or that includes a middleware component, e.g., an application server, or that includes a front-end component, e.g., a client computer having a graphical user interface or a Web browser through which a user can interact with an implementation, or any combination of such back-end, middleware, or front-end components. Components may be interconnected by any form or medium of digital data communication, e.g., a communication network. Examples of communication networks include a local area network (LAN) and a wide area network (WAN), e.g., the Internet.

[0211] While certain features of the described implementations have been illustrated as described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the scope of the implementations. It should be understood that they have been presented by way of example only, not limitation, and various changes in form and details may be made. Any portion of the apparatus and/or methods described herein may be combined in any combination, except mutually exclusive combinations. The implementations described herein can include various combinations and/or sub-combinations of the functions, components and/or features of the different implementations described.

What is claimed is:

1. A method for performing modular multiplication of a first integer and a second integer modulo a third integer in a modular multiplier of a cryptographic engine, the method comprising:

calculating a fourth integer corresponding with an inverse of the third integer based on a number of bits in the third integer, a digit size of the modular multiplier and a size coefficient, the size coefficient corresponding with an upper size limit for a result of the modular multiplication, the size coefficient being fixed and the upper size limit being a product of the size coefficient and the third integer;

calculating a result of the modular multiplication using a plurality of modular reduction coefficients that are determined using the fourth integer, a respective digit of the first integer and at least two most significant digits of the second integer, the result having a value that is less than the upper size limit; and

determining a final result of the modular multiplication based on a difference between the result and the third integer, wherein if the difference is less than zero, the result is the final result, and if the difference is greater than or equal to zero, the difference is the final result.

2. The method of claim 1, wherein the size coefficient is less than or equal to two.

3. The method of claim 1, further comprising, prior to calculating the fourth integer:

determining a value of a most-significant half of a most significant digit of the third integer; and

if the most-significant half is zero:

performing a left-shift of the second integer by one-half the digit size;

performing a left-shift of the third integer by one-half the digit size;

calculating the fourth integer based on the left-shifted third integer;

calculating the result of the modular multiplication based on the first integer, the left-shifted second integer, and the left-shifted third integer; and

determining the final result by performing a right-shift of the final result by one-half the digit size.

4. The method of claim 1, wherein calculating the result of the modular multiplication includes using a first iterative loop and a second iterative loop nested in the first iterative loop, and wherein:

the first iterative loop is indexed over digits of the first integer from a most-significant digit to a least-significant digit, and

the second iterative loop is indexed over digits of the second integer from a least significant digit to a most significant digit.

5. The method of claim 4, wherein the plurality of modular reduction coefficients used in the second iterative loop are respectively determined in iterations of the first iterative loop before entering the second iterative loop.

6. The method of claim 4, wherein:

intermediate results of the modular multiplication are determined in iterations of the second iterative loop; and

the difference and the final result are determined after a last iteration of the first iterative loop.

7. The method of claim 4, wherein:

intermediate results of the modular multiplication are determined in iterations of the second iterative loop; and

the final result is determined in a last iteration of the first iterative loop.

8. The method of claim 1, wherein:

the cryptographic engine is implemented in a processor; and

the method is performed as result of executing a command of the processor.

9. A processor comprising:

a cryptographic engine configured to perform modular multiplication of a first integer and a second integer modulo a third integer, wherein performing the modular multiplication includes:

calculating a fourth integer corresponding with an inverse of the third integer based on a number of bits in the third integer, a digit size of a hardware multiplier of the processor and a size coefficient, the size coefficient corresponding with an upper size limit for a result of the modular multiplication, the size coefficient being fixed and the upper size limit being a product of the size coefficient and the third integer;

calculating a result of the modular multiplication using a plurality of modular reduction coefficients that are determined using the fourth integer, a respective digit of the first integer and at least two most-significant digits of the second integer, the result having a value that is less than the upper size limit; and

determining a final result of the modular multiplication based on a difference between the result and the third integer, wherein if the difference is less than zero, the result is the final result, and if the difference is greater than or equal to zero, the difference is the final result.

10. The processor of claim **9**, wherein the modular multiplication is performed by executing an instruction of the processor.

11. The processor of claim **10**, wherein the instruction of the processor has three operands including:

a first operand corresponding with the final result; a second operand correspond with the second integer; and a third operand corresponding with the first integer.

12. The processor of claim **11**, further comprising: a register array including a plurality of registers; and a memory, wherein:

the first operand is a first register of the plurality of registers configured to store a first pointer to a first memory slot of the memory used to store the difference;

the second operand is a second register of the plurality of registers configured to store a second pointer to a second memory slot of the memory used to store the second integer; and

the third operand is a third register of the plurality of registers configured to store a third pointer to a third memory slot of the memory used to store the first integer.

13. The processor of claim **12**, wherein:

a fourth register of the plurality of registers is configured to store a first implicit pointer to the third integer;

a fifth register of the plurality of registers is configured to store a second implicit pointer to the result; and

if the difference is less than zero, the processor is configured to swap the first pointer and the second implicit pointer.

14. The processor of claim **12**, wherein the fourth integer is stored in a fourth register of the plurality of registers.

15. The processor of claim **12**, wherein a number of digits included in each of the first integer, the second integer and the third integer is stored in a sixth register of the plurality of registers.

16. The processor of claim **12**, wherein, if the first integer is equal to the second integer, the second pointer is equal to the first pointer and the second memory slot and the third memory slot are a same memory slot.

17. The processor of claim **12**, wherein the first pointer is equal to one of:

the second pointer; or
the third pointer.

18. The processor of claim **9**, wherein performing the modular multiplication further includes, prior to calculating the fourth integer:

determining a value of a most-significant half of a most significant digit of the third integer; and

if the most-significant half is zero:

performing a left shift of the first integer by one-half the digit size;

performing a left-shift of the second integer by one-half the digit size;

performing a left-shift of the third integer by one-half the digit size;

calculating the fourth integer based on the left-shifted third integer; and

determining the final result of the modular multiplication based on the first integer, the left-shifted second integer, and the left-shifted third integer.

19. The processor of claim **18**, wherein determining the final result includes performing a right-shift of the final result by one half the digit size.

20. The processor of claim **18**, wherein:

a bit indicating whether the first integer, the second integer, and the third integer are left-shifted is stored in a register of the processor; and

if the bit indicates that the first integer, the second integer and the third integer are left shifted, the processor is configured to right shift the first integer by one-half the digit size when performing modular multiplication.

21. The processor of claim **20**, wherein the fourth integer is stored in the register of the processor.

22. The processor of claim **21**, wherein a number of digits included in each of the first integer, the second integer, the third integer, the result, and the difference is stored in the register of the processor.

* * * * *